{"id":"https://openalex.org/W2107876364","doi":"https://doi.org/10.1109/icecs.2007.4510995","title":"A Transmission Line Modelling VLSI processor designed with a novel Electronic System Level Methodology","display_name":"A Transmission Line Modelling VLSI processor designed with a novel Electronic System Level Methodology","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2107876364","doi":"https://doi.org/10.1109/icecs.2007.4510995","mag":"2107876364"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4510995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dspace.lboro.ac.uk/2134/6134","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111902577","display_name":"V.A. Chouliaras","orcid":null},"institutions":[{"id":"https://openalex.org/I143804889","display_name":"Loughborough University","ror":"https://ror.org/04vg4w365","country_code":"GB","type":"education","lineage":["https://openalex.org/I143804889"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"V. A. Chouliaras","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, Leicestershire, UK. v.a.chouliaras@lboro.ac.uk","Loughborough University, Loughborough;"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, Leicestershire, UK. v.a.chouliaras@lboro.ac.uk","institution_ids":["https://openalex.org/I143804889"]},{"raw_affiliation_string":"Loughborough University, Loughborough;","institution_ids":["https://openalex.org/I143804889"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078101583","display_name":"James A. Flint","orcid":"https://orcid.org/0000-0003-1508-1854"},"institutions":[{"id":"https://openalex.org/I143804889","display_name":"Loughborough University","ror":"https://ror.org/04vg4w365","country_code":"GB","type":"education","lineage":["https://openalex.org/I143804889"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. A. Flint","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, Leicestershire, UK. J.A.Flint@lboro.ac.uk","Loughborough University, Loughborough;"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, Leicestershire, UK. J.A.Flint@lboro.ac.uk","institution_ids":["https://openalex.org/I143804889"]},{"raw_affiliation_string":"Loughborough University, Loughborough;","institution_ids":["https://openalex.org/I143804889"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001120761","display_name":"Y. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Y. Li","raw_affiliation_strings":["The Institute of Electronics, Communications and Information Technology (ECIT), Queen's University of Belfast. y.li@ecit.qub.ac.uk"],"affiliations":[{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology (ECIT), Queen's University of Belfast. y.li@ecit.qub.ac.uk","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111902577"],"corresponding_institution_ids":["https://openalex.org/I143804889"],"apc_list":null,"apc_paid":null,"fwci":0.3571,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66630775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"322","last_page":"325"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11263","display_name":"Electromagnetic Simulation and Numerical Methods","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11263","display_name":"Electromagnetic Simulation and Numerical Methods","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7271724343299866},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5718153715133667},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5353140830993652},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5086713433265686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48167574405670166},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.4745660126209259},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46320000290870667},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.452458918094635},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4299164116382599},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38073691725730896},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3788030445575714},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3780165910720825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15255287289619446}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7271724343299866},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5718153715133667},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5353140830993652},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5086713433265686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48167574405670166},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.4745660126209259},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46320000290870667},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.452458918094635},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4299164116382599},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38073691725730896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3788030445575714},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3780165910720825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15255287289619446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4510995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lboro.ac.uk:2134/6134","is_oa":true,"landing_page_url":"https://dspace.lboro.ac.uk/2134/6134","pdf_url":"https://dspace.lboro.ac.uk/2134/6134","source":{"id":"https://openalex.org/S4306401023","display_name":"Loughborough University Institutional Repository (Loughborough University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I143804889","host_organization_name":"Loughborough University","host_organization_lineage":["https://openalex.org/I143804889"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Contribution"}],"best_oa_location":{"id":"pmh:oai:dspace.lboro.ac.uk:2134/6134","is_oa":true,"landing_page_url":"https://dspace.lboro.ac.uk/2134/6134","pdf_url":"https://dspace.lboro.ac.uk/2134/6134","source":{"id":"https://openalex.org/S4306401023","display_name":"Loughborough University Institutional Repository (Loughborough University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I143804889","host_organization_name":"Loughborough University","host_organization_lineage":["https://openalex.org/I143804889"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Contribution"},"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2107876364.pdf"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1580899214","https://openalex.org/W1985837699","https://openalex.org/W2014821610","https://openalex.org/W2020045384","https://openalex.org/W2038819359","https://openalex.org/W2147745700","https://openalex.org/W2155742519","https://openalex.org/W6681859392"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W4395090620","https://openalex.org/W4244547561","https://openalex.org/W2290315036","https://openalex.org/W1828239946"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"the":[3,35,39,48,59,63,89,103,106,127],"development":[4],"of":[5,34,38,47,62,129,149,160],"a":[6,31,81,95,116,147,161],"high":[7],"performance,":[8],"System-on-Chip":[9],"(SoC)":[10],"Transmission":[11],"Line":[12],"Modeling":[13],"(TLM)":[14],"accelerator":[15],"designed":[16],"using":[17],"novel":[18],"Electronic":[19],"System-Level":[20],"(ESL)":[21],"flows,":[22],"from":[23],"reference":[24,90],"C":[25,91],"sources.":[26],"The":[27,51,140],"TLM":[28,64,107],"processor":[29,108],"includes":[30],"silicon":[32],"implementation":[33],"32-bit":[36,120],"subset":[37],"IEEE":[40],"754":[41],"floating":[42],"point":[43,53],"standard,":[44],"originally":[45],"part":[46],"Softfloat":[49],"library.":[50],"Floating":[52],"core":[54],"is":[55,144,156],"used":[56],"extensively":[57],"in":[58,158],"numerical":[60],"calculations":[61],"code":[65,92],"whereas":[66],"multiple":[67],"embedded":[68],"SRAM":[69],"components":[70],"are":[71],"utilized":[72],"for":[73,132],"array":[74],"variable":[75],"storage.":[76],"Post-behavioral-synthesis,":[77],"cycle-accurate":[78],"simulations":[79],"show":[80],"three":[82],"orders-of-magnitude":[83],"better":[84],"runtime":[85],"performance":[86,113],"compared":[87,114,136],"to":[88,115,137,146],"executing":[93],"on":[94],"100":[96],"MHz,":[97,119],"32-":[98],"bit":[99],"ASIC":[100],"processor.":[101],"At":[102],"same":[104],"time,":[105],"exhibits":[109],"greater":[110],"than":[111],"150x":[112],"4-way,":[117],"200":[118],"Chip-multiprocessor":[121],"(CMP).":[122],"There":[123],"results":[124],"clearly":[125],"demonstrate":[126],"potential":[128],"ESL":[130],"methodologies":[131],"accelerating":[133],"compute-intensive":[134],"applications,":[135],"programmable":[138],"solutions.":[139],"proposed":[141],"ESL-based":[142],"architecture":[143],"applicable":[145],"range":[148],"guided":[150],"and":[151,155],"radiated":[152],"wave":[153],"problems":[154],"validated":[157],"models":[159],"WR-90":[162],"waveguide":[163]},"counts_by_year":[],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}