{"id":"https://openalex.org/W2110670089","doi":"https://doi.org/10.1109/icecs.2007.4510993","title":"HLS design flow for the synthesis of multimode systems under multiple constraints","display_name":"HLS design flow for the synthesis of multimode systems under multiple constraints","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2110670089","doi":"https://doi.org/10.1109/icecs.2007.4510993","mag":"2110670089"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4510993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079950326","display_name":"Bertrand Le Gal","orcid":"https://orcid.org/0000-0003-2269-8756"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bertrand Le Gal","raw_affiliation_strings":["IMS Laboratory, CNRS UMR 5218, ENSEIRB, Bordeaux 1 University, France. Email: bertrand.legal@ims-bordeaux.fr","Bordeaux 1 Univ., Bordeaux"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, CNRS UMR 5218, ENSEIRB, Bordeaux 1 University, France. Email: bertrand.legal@ims-bordeaux.fr","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Bordeaux 1 Univ., Bordeaux","institution_ids":["https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058390965","display_name":"Lilian Bossuet","orcid":"https://orcid.org/0000-0001-7964-3137"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lilian Bossuet","raw_affiliation_strings":["IMS Laboratory, CNRS UMR 5218, ENSEIRB, Bordeaux 1 University, France. Email: lilian.bossuet@ims-bordeaux.fr","Bordeaux 1 Univ., Bordeaux"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, CNRS UMR 5218, ENSEIRB, Bordeaux 1 University, France. Email: lilian.bossuet@ims-bordeaux.fr","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Bordeaux 1 Univ., Bordeaux","institution_ids":["https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014380030","display_name":"Shafqat Khan","orcid":"https://orcid.org/0000-0002-7616-7312"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Shafqat Khan","raw_affiliation_strings":["IRISA Laboratory, R2D2, ENSSAT, Lannion, France. Email: shafqat.khan@irisa.fr"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA Laboratory, R2D2, ENSSAT, Lannion, France. Email: shafqat.khan@irisa.fr","institution_ids":["https://openalex.org/I2802519937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070765151","display_name":"Emmanuel Casseau","orcid":"https://orcid.org/0000-0001-7216-749X"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emmanuel Casseau","raw_affiliation_strings":["IRISA Laboratory, R2D2, ENSSAT, Lannion, France. Email: emmanuel.casseau@irisa.fr"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA Laboratory, R2D2, ENSSAT, Lannion, France. Email: emmanuel.casseau@irisa.fr","institution_ids":["https://openalex.org/I2802519937"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"314","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7656652331352234},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6704394817352295},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5824103355407715},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5805380940437317},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5121517181396484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5081932544708252},{"id":"https://openalex.org/keywords/multi-mode-optical-fiber","display_name":"Multi-mode optical fiber","score":0.5062565207481384},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5008950233459473},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4831768572330475},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4699081778526306},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.45919644832611084},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.444930762052536},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42760422825813293},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.42502203583717346},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4247955083847046},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18077966570854187},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14216488599777222},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13221248984336853},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12980595231056213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12368875741958618}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7656652331352234},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6704394817352295},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5824103355407715},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5805380940437317},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5121517181396484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5081932544708252},{"id":"https://openalex.org/C101645829","wikidata":"https://www.wikidata.org/wiki/Q1781857","display_name":"Multi-mode optical fiber","level":3,"score":0.5062565207481384},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5008950233459473},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4831768572330475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4699081778526306},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.45919644832611084},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.444930762052536},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42760422825813293},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.42502203583717346},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4247955083847046},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18077966570854187},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14216488599777222},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13221248984336853},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12980595231056213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12368875741958618},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C194232370","wikidata":"https://www.wikidata.org/wiki/Q162","display_name":"Optical fiber","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4510993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1480394974","https://openalex.org/W1567363020","https://openalex.org/W1593855808","https://openalex.org/W2052494968","https://openalex.org/W2053661496","https://openalex.org/W2133832809","https://openalex.org/W2163924241","https://openalex.org/W2166999456","https://openalex.org/W6628722677","https://openalex.org/W6663782990"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W1604320855","https://openalex.org/W2159022270","https://openalex.org/W282396022","https://openalex.org/W2507786429","https://openalex.org/W4285464654","https://openalex.org/W1490270176","https://openalex.org/W2210370345"],"abstract_inverted_index":{"In":[0,42],"a":[1,25,47,59],"mobile":[2],"society,":[3],"more":[4,6],"and":[5,39,55],"devices":[7],"need":[8],"to":[9,12,49],"continuously":[10],"adapt":[11],"changing":[13],"environments.":[14],"Such":[15],"mode":[16],"switches":[17],"can":[18,35],"be":[19],"smoothly":[20],"done":[21],"in":[22],"software":[23],"using":[24,62],"general":[26],"purpose":[27],"or":[28],"digital":[29],"signal":[30],"processor":[31],"though":[32],"hardware":[33,64],"components":[34],"cope":[36],"with":[37],"throughput":[38],"power":[40],"constraints.":[41],"this":[43],"paper":[44],"we":[45],"propose":[46],"methodology":[48],"implement":[50],"multiple":[51],"configuration":[52],"(or":[53],"mode)":[54],"multi-constraint":[56],"systems":[57],"into":[58],"single":[60],"circuit":[61],"conventional":[63],"technologies.":[65],"Results":[66],"show":[67],"the":[68,71],"interest":[69],"of":[70],"methodology.":[72]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}