{"id":"https://openalex.org/W2151499748","doi":"https://doi.org/10.1109/icecs.2007.4510985","title":"Automatic Optimization Techniques for Formal Verification of Asynchronous Circuits","display_name":"Automatic Optimization Techniques for Formal Verification of Asynchronous Circuits","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2151499748","doi":"https://doi.org/10.1109/icecs.2007.4510985","mag":"2151499748"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4510985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064920153","display_name":"Menouer Boubekeur","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125758","display_name":"Central Statistics Office","ror":"https://ror.org/02x4af624","country_code":"IE","type":"other","lineage":["https://openalex.org/I4210125758"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"M. Boubekeur","raw_affiliation_strings":["Centre for Efficiency-Oriented Languages (CEOL), Department of Computer Science, NUI Cork, Ireland. m.boubekeur@cs.ucc.ie","Department of Computer Science, NUI Cork, Centre for Efficiency-Oriented Languages (CEOL), Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Efficiency-Oriented Languages (CEOL), Department of Computer Science, NUI Cork, Ireland. m.boubekeur@cs.ucc.ie","institution_ids":["https://openalex.org/I4210125758"]},{"raw_affiliation_string":"Department of Computer Science, NUI Cork, Centre for Efficiency-Oriented Languages (CEOL), Ireland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016654758","display_name":"Michel Schellekens","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125758","display_name":"Central Statistics Office","ror":"https://ror.org/02x4af624","country_code":"IE","type":"other","lineage":["https://openalex.org/I4210125758"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"M.P. Schellekens","raw_affiliation_strings":["Centre for Efficiency-Oriented Languages (CEOL), Department of Computer Science, NUI Cork, Ireland. m.schellekens@cs.ucc.ie","Department of Computer Science, NUI Cork, Centre for Efficiency-Oriented Languages (CEOL), Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Efficiency-Oriented Languages (CEOL), Department of Computer Science, NUI Cork, Ireland. m.schellekens@cs.ucc.ie","institution_ids":["https://openalex.org/I4210125758"]},{"raw_affiliation_string":"Department of Computer Science, NUI Cork, Centre for Efficiency-Oriented Languages (CEOL), Ireland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210125758"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27207071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.810164213180542},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8079478740692139},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7994970679283142},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.7247675657272339},{"id":"https://openalex.org/keywords/partial-order-reduction","display_name":"Partial order reduction","score":0.6495605707168579},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6340585947036743},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.5196101069450378},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.5029582381248474},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.48441627621650696},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4652444124221802},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.43710464239120483},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.43379664421081543},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.43026798963546753},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42537933588027954},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39598172903060913},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3431267738342285},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22458729147911072},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1246885359287262},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10184279084205627},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08069425821304321},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07903978228569031}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.810164213180542},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8079478740692139},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7994970679283142},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.7247675657272339},{"id":"https://openalex.org/C94633896","wikidata":"https://www.wikidata.org/wiki/Q7140378","display_name":"Partial order reduction","level":3,"score":0.6495605707168579},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6340585947036743},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.5196101069450378},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5029582381248474},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.48441627621650696},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4652444124221802},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.43710464239120483},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.43379664421081543},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.43026798963546753},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42537933588027954},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39598172903060913},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3431267738342285},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22458729147911072},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1246885359287262},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10184279084205627},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08069425821304321},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07903978228569031},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4510985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320313934","display_name":"Institut national de recherche en informatique et en automatique (INRIA)","ror":"https://ror.org/02kvxyf05"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1504003510","https://openalex.org/W1784406605","https://openalex.org/W2084517978","https://openalex.org/W2505008462","https://openalex.org/W4246038203","https://openalex.org/W6630081675","https://openalex.org/W6724661190"],"related_works":["https://openalex.org/W161255303","https://openalex.org/W1544097700","https://openalex.org/W1488573418","https://openalex.org/W2152752131","https://openalex.org/W1922520186","https://openalex.org/W1592424226","https://openalex.org/W1946493810","https://openalex.org/W2145025660","https://openalex.org/W2166402441","https://openalex.org/W1994222400"],"abstract_inverted_index":{"Even":[0],"medium":[1],"size":[2],"asynchronous":[3,55],"circuits":[4],"may":[5,21],"display":[6],"a":[7,77],"complex":[8],"behavior,":[9],"due":[10],"to":[11,27,32],"the":[12,16,39,42],"combinational":[13],"explosion":[14],"in":[15,76],"chronology":[17],"of":[18,41,51,54],"events":[19],"that":[20],"happen.":[22],"It":[23],"is":[24],"thus":[25],"essential":[26],"apply":[28],"automatic":[29,66],"optimization":[30,50],"techniques":[31,48,70],"avoid":[33],"such":[34],"complexity":[35],"when":[36],"formally":[37],"verifying":[38],"correctness":[40],"circuit.":[43],"This":[44],"paper":[45],"presents":[46],"dedicated":[47],"for":[49,59],"formal":[52,78],"verification":[53,79],"circuits,":[56],"these":[57,69],"include":[58],"instance:":[60],"automata":[61],"reduction,":[62],"pre-order":[63],"reduction":[64],"and":[65,74],"abstraction.":[67],"All":[68],"have":[71],"been":[72],"implemented":[73],"tested":[75],"environment.":[80]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}