{"id":"https://openalex.org/W2165288094","doi":"https://doi.org/10.1109/icecs.2007.4510951","title":"High Performance 16K, 64K, 256K complex points VLSI Systolic FFT Architectures","display_name":"High Performance 16K, 64K, 256K complex points VLSI Systolic FFT Architectures","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2165288094","doi":"https://doi.org/10.1109/icecs.2007.4510951","mag":"2165288094"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4510951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107942864","display_name":"K. Manolopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"K. Manolopoulos","raw_affiliation_strings":["Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113851493","display_name":"K. Nakos","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Nakos","raw_affiliation_strings":["Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030998325","display_name":"Dionysios Reisis","orcid":"https://orcid.org/0000-0002-9265-3599"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Reisis","raw_affiliation_strings":["Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece. Email: dreisis@phys.uoa.gr","Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece. Email: dreisis@phys.uoa.gr","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023105328","display_name":"Nikolaos Vlassopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Vlassopoulos","raw_affiliation_strings":["Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, Department of Physics, National and Kapodistrian University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111902577","display_name":"V.A. Chouliaras","orcid":null},"institutions":[{"id":"https://openalex.org/I143804889","display_name":"Loughborough University","ror":"https://ror.org/04vg4w365","country_code":"GB","type":"education","lineage":["https://openalex.org/I143804889"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"V. A. Chouliaras","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, LEICS, LE11 3TU, UK. Email: V.A.Chouliaras@lboro.ac.uk","Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, Leicestershire, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, LEICS, LE11 3TU, UK. Email: V.A.Chouliaras@lboro.ac.uk","institution_ids":["https://openalex.org/I143804889"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, Leicestershire, UK","institution_ids":["https://openalex.org/I143804889"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5107942864"],"corresponding_institution_ids":["https://openalex.org/I200777214"],"apc_list":null,"apc_paid":null,"fwci":0.3239,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.62614117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"146","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.8752526640892029},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8540412187576294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.683905839920044},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6488847136497498},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6015167236328125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6009602546691895},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5939377546310425},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5904222726821899},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.549975574016571},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.43449926376342773},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3949650526046753},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.37623071670532227},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2418842315673828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.237751305103302},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1052069365978241}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.8752526640892029},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8540412187576294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.683905839920044},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6488847136497498},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6015167236328125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6009602546691895},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5939377546310425},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5904222726821899},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.549975574016571},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.43449926376342773},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3949650526046753},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.37623071670532227},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2418842315673828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.237751305103302},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1052069365978241},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4510951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1555715953","https://openalex.org/W1900969659","https://openalex.org/W1923763959","https://openalex.org/W2005500879","https://openalex.org/W2020141429","https://openalex.org/W2073335165","https://openalex.org/W2100755810","https://openalex.org/W2104176873","https://openalex.org/W2105312356","https://openalex.org/W2110872491","https://openalex.org/W2111755292","https://openalex.org/W2115894154","https://openalex.org/W2118443094","https://openalex.org/W2143547183","https://openalex.org/W2398803626","https://openalex.org/W6640355072","https://openalex.org/W6675859611","https://openalex.org/W6676646321","https://openalex.org/W6681505499"],"related_works":["https://openalex.org/W2128088646","https://openalex.org/W1988993989","https://openalex.org/W2038682752","https://openalex.org/W2592499194","https://openalex.org/W1941409175","https://openalex.org/W2142131433","https://openalex.org/W2739720767","https://openalex.org/W2105613219","https://openalex.org/W2163915119","https://openalex.org/W4367355863"],"abstract_inverted_index":{"Targeting":[0],"to":[1,45,63,94],"improving":[2],"the":[3,18,21,47,52,56,65,95,113,117,132],"efficiency":[4],"of":[5,24,54,131,146,158],"real-time":[6],"Fourier":[7,35],"transform":[8,36],"computations":[9,62],"with":[10,92,121],"large":[11],"input":[12],"data":[13,99],"sets,":[14],"this":[15],"paper":[16],"presents":[17],"design":[19],"and":[20,29,50,80,88,98,109,116,124,138,149,153,162],"VLSI":[22,129],"implementation":[23],"16":[25,114,134],"K,":[26,135],"64":[27,59,118,136],"K":[28,31,115,119,137,140],"265":[30,139],"complex":[32],"points":[33],"fast":[34],"(FFT)":[37],"systolic":[38],"architectures.":[39],"These":[40],"organizations":[41,73],"are":[42,90],"deeply":[43],"pipelined":[44],"maximize":[46],"operating":[48,96],"frequency":[49,97],"follow":[51],"approach":[53],"decomposing":[55],"transforms":[57],"into":[58],"-point":[60],"FFT":[61],"minimize":[64],"buffer":[66],"size":[67],"between":[68],"consecutive":[69],"stages.":[70],"The":[71,128],"resulting":[72],"achieve":[74,142],"real":[75],"time":[76],"performance":[77],"on":[78,102],"testing":[79],"observation":[81],"applications.":[82],"They":[83],"include":[84],"simple":[85],"processing":[86],"elements":[87],"they":[89,154],"scalable":[91],"respect":[93],"width.":[100],"Validation":[101],"FPGA":[103],"showed":[104],"operation":[105],"at":[106],"250":[107],"MHz":[108,111,151],"125":[110],"for":[112],"architectures":[120,141],"throughput":[122],"lGs/s":[123,161],"500":[125],"Ms/s":[126],"respectively.":[127],"implementations":[130],"proposed":[133],"post-route":[143],"clock":[144],"frequencies":[145],"352,":[147],"256.5,":[148],"188":[150,163],"respectively":[152],"can":[155],"sustain":[156],"throughputs":[157],"1.4":[159],"Gs/s,":[160],"Ms/s.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2025-10-10T00:00:00"}