{"id":"https://openalex.org/W2131611875","doi":"https://doi.org/10.1109/icecs.2007.4510950","title":"On the Design of Scalable Massively Parallel CRC Circuits","display_name":"On the Design of Scalable Massively Parallel CRC Circuits","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2131611875","doi":"https://doi.org/10.1109/icecs.2007.4510950","mag":"2131611875"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4510950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044511829","display_name":"Konstantin Septinus","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Konstantin Septinus","raw_affiliation_strings":["Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany. Septinus@ims.uni-hannover.de","Inst. of Microelectron. Syst., Hannover"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany. Septinus@ims.uni-hannover.de","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Inst. of Microelectron. Syst., Hannover","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109062437","display_name":"Thuyen Le","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thuyen Le","raw_affiliation_strings":["IBM Deutschland Entwicklung GmbH, Schoenaicher Str. 220, 71032 Boeblingen, Germany. Thuyen.Le@de.ibm.com"],"affiliations":[{"raw_affiliation_string":"IBM Deutschland Entwicklung GmbH, Schoenaicher Str. 220, 71032 Boeblingen, Germany. Thuyen.Le@de.ibm.com","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058592204","display_name":"U. Mayer","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ulrich Mayer","raw_affiliation_strings":["IBM Deutschland Entwicklung GmbH, Schoenaicher Str. 220, 71032 Boeblingen, Germany. Ulrich.Mayer@de.ibm.com"],"affiliations":[{"raw_affiliation_string":"IBM Deutschland Entwicklung GmbH, Schoenaicher Str. 220, 71032 Boeblingen, Germany. Ulrich.Mayer@de.ibm.com","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050808949","display_name":"P. Pirsch","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Pirsch","raw_affiliation_strings":["Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany. Pirsch@ims.uni-hannover.de"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany. Pirsch@ims.uni-hannover.de","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044511829"],"corresponding_institution_ids":["https://openalex.org/I114112103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.11947154,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8075841069221497},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8073277473449707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7696231007575989},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.7340215444564819},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5199105143547058},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.48104336857795715},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.45194509625434875},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45116475224494934},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.426582396030426},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42569756507873535},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4158652722835541},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32635048031806946},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07462874054908752},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07381156086921692},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06341701745986938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06306549906730652}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8075841069221497},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8073277473449707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7696231007575989},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.7340215444564819},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5199105143547058},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.48104336857795715},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.45194509625434875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45116475224494934},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.426582396030426},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42569756507873535},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4158652722835541},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32635048031806946},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07462874054908752},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07381156086921692},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06341701745986938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06306549906730652},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4510950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1569612250","https://openalex.org/W2102695687","https://openalex.org/W2135671115","https://openalex.org/W2147168328","https://openalex.org/W2147209797","https://openalex.org/W2149286506","https://openalex.org/W2170748207"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W1996322406","https://openalex.org/W1970433854","https://openalex.org/W2023867642","https://openalex.org/W1905852083","https://openalex.org/W4206938017","https://openalex.org/W1967064512","https://openalex.org/W2388299947"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,69,73],"scalable":[4],"massively":[5],"parallel":[6],"CRC":[7,41],"architecture":[8],"for":[9,39,72],"high-speed":[10],"network":[11],"processing.":[12],"The":[13,58],"proposed":[14,59],"method":[15,60],"considers":[16],"wide":[17],"data":[18,27,47],"busses,":[19],"which":[20],"result":[21],"in":[22,65],"highest":[23],"throughput.":[24],"In":[25],"addition,":[26],"streams":[28,48],"are":[29],"processed":[30],"without":[31,78],"interrupts.":[32],"An":[33],"investigated":[34],"65":[35],"nm-ASIC":[36],"implementation":[37],"example":[38],"32-bit":[40],"encoding":[42],"operates":[43],"on":[44],"58":[45],"GBps":[46],"at":[49],"reasonable":[50],"costs":[51],"(0.036":[52],"mm":[53],"<sup":[54],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[55],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[56],").":[57],"can":[61],"be":[62],"exploited":[63],"furthermore":[64],"order":[66],"to":[67],"develop":[68],"configurable":[70],"circuit":[71],"group":[74],"of":[75,81],"generator":[76],"polynomials,":[77],"the":[79],"requirement":[80],"fully":[82],"programmable":[83],"architecture.":[84]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2025-10-10T00:00:00"}