{"id":"https://openalex.org/W2064050337","doi":"https://doi.org/10.1109/icecs.2005.4633585","title":"Circuit optimization based on speed indicators","display_name":"Circuit optimization based on speed indicators","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2064050337","doi":"https://doi.org/10.1109/icecs.2005.4633585","mag":"2064050337"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2005.4633585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084931832","display_name":"Alexandre Verle","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Verle","raw_affiliation_strings":["LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026401172","display_name":"Alexis Landrault","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Landrault","raw_affiliation_strings":["LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015351510","display_name":"Philippe Maurine","orcid":"https://orcid.org/0000-0002-9706-5710"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Maurine","raw_affiliation_strings":["LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108376202","display_name":"Nadine Az\u00e9mard","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Azemard","raw_affiliation_strings":["LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM: Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier, UMR 5506 Universit\u00e9 Montpellier II / CNRS, 161 rue ADA, 34392cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7338377833366394},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6243523359298706},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.6131589412689209},{"id":"https://openalex.org/keywords/divergence","display_name":"Divergence (linguistics)","score":0.5468988418579102},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5173563361167908},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5132627487182617},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4664190709590912},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4504564106464386},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42679259181022644},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41182610392570496},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.41037964820861816},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4049924910068512},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29138457775115967},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27345332503318787},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13389500975608826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10213011503219604}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7338377833366394},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6243523359298706},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.6131589412689209},{"id":"https://openalex.org/C207390915","wikidata":"https://www.wikidata.org/wiki/Q1230525","display_name":"Divergence (linguistics)","level":2,"score":0.5468988418579102},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5173563361167908},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5132627487182617},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4664190709590912},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4504564106464386},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42679259181022644},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41182610392570496},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.41037964820861816},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4049924910068512},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29138457775115967},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27345332503318787},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13389500975608826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10213011503219604},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2005.4633585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00106439v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00106439","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ICECS: International Conference on Electronics, Circuits and Systems, Dec 2005, Gammarth, Tunisia. pp.167-170, ⟨10.1109/icecs.2005.4633585⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1982084930","https://openalex.org/W2004055019","https://openalex.org/W2088115909","https://openalex.org/W2098410559","https://openalex.org/W2099825461","https://openalex.org/W2119562103","https://openalex.org/W2131729827","https://openalex.org/W2132850565","https://openalex.org/W2149622198","https://openalex.org/W2149661268","https://openalex.org/W2160521563","https://openalex.org/W4237297289","https://openalex.org/W4251585766","https://openalex.org/W6672852001","https://openalex.org/W6679538575","https://openalex.org/W6682009686"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W2146343568","https://openalex.org/W2013643406","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,17,21,33,58,65,83,96,105],"problem":[4],"of":[5,20,27,35,55,67,107],"circuit":[6,77],"performance":[7,106],"optimization":[8],"that":[9],"is":[10,30],"a":[11,90,120],"complete":[12],"task":[13],"to":[14,31,63,75,81,94],"realize":[15],"in":[16,79,119],"last":[18],"step":[19],"I.C.":[22],"design":[23],"flow.":[24],"The":[25],"goal":[26],"this":[28],"work":[29],"avoid":[32],"use":[34],"random":[36],"mathematical":[37],"methods":[38],"(very":[39],"CPU":[40],"time":[41],"expensive),":[42],"by":[43,103],"defining":[44],"simple,":[45],"fast":[46,53],"and":[47,52,114],"deterministic":[48],"indicators":[49],"allowing":[50],"easy":[51],"implementation":[54],"circuits":[56],"at":[57],"required":[59],"speed.":[60],"We":[61,87],"propose":[62,89],"extend":[64],"method":[66],"equal":[68],"sensitivity,":[69],"previously":[70],"developed":[71],"for":[72],"combinatorial":[73,76],"paths,":[74],"sizing":[78],"order":[80],"solve":[82,95],"convergence":[84],"branch":[85,98],"problem.":[86,99],"also":[88],"coefficient":[91],"based":[92],"approach":[93],"divergence":[97],"Validations":[100],"are":[101],"given":[102],"comparing":[104],"different":[108],"benchmarks":[109],"obtained":[110],"with":[111,115],"our":[112],"protocol":[113],"an":[116],"industrial":[117],"tool":[118],"standard":[121],"180":[122],"nm":[123],"CMOS":[124],"process.":[125]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}