{"id":"https://openalex.org/W2004420117","doi":"https://doi.org/10.1109/icecs.2005.4633562","title":"Design and optimization of CMOS OTA with gm/Id methodology using EKV model for RF frequency synthesizer application.","display_name":"Design and optimization of CMOS OTA with gm/Id methodology using EKV model for RF frequency synthesizer application.","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2004420117","doi":"https://doi.org/10.1109/icecs.2005.4633562","mag":"2004420117"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2005.4633562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018539836","display_name":"Amine AYED","orcid":null},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"Amine Ayed","raw_affiliation_strings":["Laboratoire d'Electronique et Technologies de l'Information, Ecole Nationale d'Ing\u00e9nieurs de Sfax, Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratoire d'Electronique et Technologies de l'Information, Ecole Nationale d'Ing\u00e9nieurs de Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018057606","display_name":"Hamadi Ghariani","orcid":null},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Hamadi Ghariani","raw_affiliation_strings":["Laboratoire d'Electronique et Technologies de l'Information, Ecole Nationale d'Ing\u00e9nieurs de Sfax, Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratoire d'Electronique et Technologies de l'Information, Ecole Nationale d'Ing\u00e9nieurs de Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114032623","display_name":"Mounir Samet","orcid":null},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mounir Samet","raw_affiliation_strings":["Laboratoire d'Electronique et Technologies de l'Information, Ecole Nationale d'Ing\u00e9nieurs de Sfax, Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratoire d'Electronique et Technologies de l'Information, Ecole Nationale d'Ing\u00e9nieurs de Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018539836"],"corresponding_institution_ids":["https://openalex.org/I142899784"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.11018349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"210","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7760299444198608},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.5944668650627136},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5666884183883667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5342727303504944},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.42913031578063965},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3573036193847656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31752175092697144},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.27211105823516846},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.13312888145446777}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7760299444198608},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.5944668650627136},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5666884183883667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5342727303504944},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.42913031578063965},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3573036193847656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31752175092697144},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.27211105823516846},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.13312888145446777}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2005.4633562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1646295768","https://openalex.org/W2001182030","https://openalex.org/W2079826846","https://openalex.org/W2114750951","https://openalex.org/W2167034725","https://openalex.org/W2269570447"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W1528236714","https://openalex.org/W1965661558","https://openalex.org/W2142771750","https://openalex.org/W2997657286","https://openalex.org/W2804415650","https://openalex.org/W3169337735","https://openalex.org/W1984497024","https://openalex.org/W2139774918","https://openalex.org/W4312758412"],"abstract_inverted_index":{"In":[0],"this":[1,169],"paper,":[2],"we":[3],"will":[4],"focus":[5],"exclusively":[6],"in":[7,54,129,142,168,190],"the":[8,15,38,67,83,148,155,174,179,183,188],"obtention":[9],"of":[10,20,40,94,101,133,140,150,178],"optimum":[11],"power":[12,89],"designs,":[13],"using":[14,182],"(gm/ID)":[16],"methodology.":[17,44],"The":[18,78,99,137,166],"introduction":[19],"a":[21,34],"simple,":[22],"gain":[23],"bandwidth":[24],"driven,":[25],"automatic":[26,50],"design":[27,43,79,144],"algorithm":[28,52],"for":[29,37,103],"OTA":[30],"is":[31,171],"used":[32,113,128],"as":[33],"starting":[35],"point":[36],"review":[39,46],"more":[41],"advanced":[42],"This":[45],"leads":[47],"to":[48,66,75,111,120,172],"an":[49,122,130],"synthesis":[51],"developed":[53],"MATLAB":[55],"which":[56],"systematically":[57],"transits":[58],"from":[59],"high":[60,84],"level":[61,85],"specifications":[62,69,86],"(total":[63],"settling":[64],"time)":[65],"amplifier":[68],"(gain-bandwidth,":[70],"slew":[71],"rate)":[72],"and":[73,105],"then":[74],"transistor":[76],"sizing.":[77],"obtained":[80,164],"complies":[81],"with":[82,87],"minimum":[88],"consumption.":[90],"Two":[91],"main":[92],"lines":[93],"study":[95,100,141],"are":[96,109],"followed":[97],"here.":[98],"architectures":[102],"input":[104],"output":[106],"stages":[107],"that":[108,125],"suitable":[110],"be":[112,127],"on":[114,147],"different":[115],"environmental":[116],"conditions,":[117],"allow":[118],"us":[119],"obtain":[121],"opamp":[123,180],"cell":[124,181],"can":[126],"ample":[131],"spectrum":[132],"low-voltage,":[134],"micropower":[135],"applications.":[136],"second":[138],"line":[139],"analog":[143],"reuse":[145],"focuses":[146],"possibility":[149],"circuit":[151],"performance":[152,189],"tuning":[153],"through":[154],"bias":[156,184],"current,":[157],"where":[158],"preliminary":[159],"results":[160],"have":[161],"already":[162],"been":[163],".":[165],"idea":[167],"technique":[170],"tune":[173],"power-speed":[175],"trade":[176],"off":[177],"current":[185],"while":[186],"keeping":[187],"all":[191],"other":[192],"aspects.":[193]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}