{"id":"https://openalex.org/W2058591844","doi":"https://doi.org/10.1109/icecs.2005.4633561","title":"Dynamically reconfigurable analog circuit design automation through multiobjective optimization and direct execution","display_name":"Dynamically reconfigurable analog circuit design automation through multiobjective optimization and direct execution","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2058591844","doi":"https://doi.org/10.1109/icecs.2005.4633561","mag":"2058591844"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2005.4633561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020668321","display_name":"K. Ghali","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"K. Ghali","raw_affiliation_strings":["ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE","ENSTA, Paris"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"ENSTA, Paris","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072186307","display_name":"L. Dorie","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Dorie","raw_affiliation_strings":["ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE","ENSTA, Paris"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"ENSTA, Paris","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Hammami","raw_affiliation_strings":["ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE","ENSTA, Paris"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"ENSTA, Paris","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.8258854150772095},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6547917127609253},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.652262806892395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6301438808441162},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5441036224365234},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5420213341712952},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5074962973594666},{"id":"https://openalex.org/keywords/analogue-filter","display_name":"Analogue filter","score":0.4834216833114624},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.46757155656814575},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4379737377166748},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4312611222267151},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4216722846031189},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39262107014656067},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.3462103307247162},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.29128336906433105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2905397415161133},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.28790366649627686},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.2854871153831482},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25311046838760376},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.2364000380039215},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14267995953559875}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.8258854150772095},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6547917127609253},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.652262806892395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6301438808441162},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5441036224365234},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5420213341712952},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5074962973594666},{"id":"https://openalex.org/C176046018","wikidata":"https://www.wikidata.org/wiki/Q359205","display_name":"Analogue filter","level":4,"score":0.4834216833114624},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.46757155656814575},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4379737377166748},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4312611222267151},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4216722846031189},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39262107014656067},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3462103307247162},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29128336906433105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2905397415161133},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.28790366649627686},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.2854871153831482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25311046838760376},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.2364000380039215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14267995953559875},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2005.4633561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W579312818","https://openalex.org/W1495779328","https://openalex.org/W1531006347","https://openalex.org/W1540182311","https://openalex.org/W2014654251","https://openalex.org/W2105164550","https://openalex.org/W2126997347","https://openalex.org/W2136733636","https://openalex.org/W2148271369","https://openalex.org/W2165848292","https://openalex.org/W6632385105"],"related_works":["https://openalex.org/W2028682231","https://openalex.org/W3177630574","https://openalex.org/W1536393281","https://openalex.org/W2184193821","https://openalex.org/W2101485986","https://openalex.org/W2111086519","https://openalex.org/W2254292019","https://openalex.org/W2058591844","https://openalex.org/W2541527303","https://openalex.org/W2545603903"],"abstract_inverted_index":{"Fast":[0],"analog":[1,38,50,59,69,93],"circuit":[2,51],"design":[3,39,53,104],"and":[4,41,72,85],"rapid":[5],"prototyping":[6,42,63],"is":[7,44,65],"increasingly":[8],"required":[9],"in":[10,20,87,102],"mixed-signal":[11],"designs":[12,82],"to":[13,22,26,31,89],"keep":[14],"pace":[15],"with":[16,56,96],"the":[17,80,91],"digital":[18],"part":[19],"order":[21,30,88],"meet":[23],"stringent":[24],"time":[25,105],"market":[27],"constraints.":[28],"In":[29],"achieve":[32],"these":[33],"goals":[34],"heavy":[35],"reliance":[36],"on":[37,78,112],"automation":[40],"platforms":[43],"required.":[45],"This":[46],"paper":[47],"presents":[48],"an":[49],"multiobjective":[52],"methodology":[54,111],"combined":[55],"a":[57,113,117],"reconfigurable":[58],"platform.":[60],"The":[61],"complete":[62],"system":[64],"composed":[66],"of":[67,116],"field-programmable":[68],"arrays":[70,76],"(FPAAs)":[71],"field":[73],"programmable":[74],"gate":[75],"(FPGAs)":[77],"which":[79],"synthesized":[81],"are":[83,106],"implemented":[84],"validated":[86],"optimize":[90],"desired":[92],"circuit.":[94],"Compared":[95],"simulation":[97],"based":[98],"methodologies":[99],"important":[100],"gains":[101],"total":[103],"achieved.":[107],"We":[108],"applied":[109],"this":[110],"case":[114],"study":[115],"rejecter":[118],"filter.":[119]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}