{"id":"https://openalex.org/W2034158217","doi":"https://doi.org/10.1109/icecs.2005.4633537","title":"Self-adjusting multiple-period locked delay line For high-resolution multiphase clock generation","display_name":"Self-adjusting multiple-period locked delay line For high-resolution multiphase clock generation","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2034158217","doi":"https://doi.org/10.1109/icecs.2005.4633537","mag":"2034158217"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2005.4633537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070620895","display_name":"Federico Baronti","orcid":"https://orcid.org/0000-0002-9123-8617"},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Baronti","raw_affiliation_strings":["Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","institution_ids":["https://openalex.org/I4210100607"]},{"raw_affiliation_string":"Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085076973","display_name":"D. Lunardini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Lunardini","raw_affiliation_strings":["Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","institution_ids":["https://openalex.org/I4210100607"]},{"raw_affiliation_string":"Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027666807","display_name":"Roberto Roncella","orcid":"https://orcid.org/0000-0003-4087-9761"},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Roncella","raw_affiliation_strings":["Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","institution_ids":["https://openalex.org/I4210100607"]},{"raw_affiliation_string":"Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076824578","display_name":"Roberto Saletti","orcid":"https://orcid.org/0000-0001-9594-3535"},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Saletti","raw_affiliation_strings":["Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Universit\u00e0 di Pisa, via Caruso, 56122 (Italy)","institution_ids":["https://openalex.org/I4210100607"]},{"raw_affiliation_string":"Dip. Ing. dell'Inf. Elettron. Inf. & Telecomun., Univ. di Pisa, Pisa","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13513245,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6004126071929932},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5997445583343506},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5955740809440613},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5698598623275757},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5314029455184937},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5061728358268738},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5032991766929626},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.44866758584976196},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4301331043243408},{"id":"https://openalex.org/keywords/a-priori-and-a-posteriori","display_name":"A priori and a posteriori","score":0.4196077883243561},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.416471004486084},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.41247400641441345},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3716026246547699},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3267848491668701},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31610530614852905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24667084217071533},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.22766327857971191},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17865031957626343},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07903397083282471}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6004126071929932},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5997445583343506},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5955740809440613},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5698598623275757},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5314029455184937},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5061728358268738},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5032991766929626},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.44866758584976196},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4301331043243408},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.4196077883243561},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.416471004486084},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.41247400641441345},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3716026246547699},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3267848491668701},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31610530614852905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24667084217071533},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.22766327857971191},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17865031957626343},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07903397083282471},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2005.4633537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:arpi.unipi.it:11568/189168","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/189168","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1585122574","https://openalex.org/W1996388455","https://openalex.org/W2009675739","https://openalex.org/W2045058214","https://openalex.org/W2062952706","https://openalex.org/W2097964046","https://openalex.org/W2118565267","https://openalex.org/W2147912039","https://openalex.org/W2165547580","https://openalex.org/W2173972090","https://openalex.org/W2562256660"],"related_works":["https://openalex.org/W2003180247","https://openalex.org/W2144282137","https://openalex.org/W2116514610","https://openalex.org/W1999924508","https://openalex.org/W2391115906","https://openalex.org/W2127379989","https://openalex.org/W2032549010","https://openalex.org/W2117814846","https://openalex.org/W4380363361","https://openalex.org/W2112814021"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,14,32,42,58,60,67,80,86,97],"novel":[3],"delay-locked":[4],"loop":[5],"(DLL)":[6],"based":[7],"architecture":[8,83],"for":[9],"multiphase":[10],"clock":[11,36],"generation":[12],"with":[13,66],"time":[15],"resolution":[16,87],"finer":[17],"than":[18],"the":[19,28,105,108],"gate":[20],"delay.":[21],"The":[22,73],"basic":[23],"idea":[24],"consists":[25],"in":[26,84],"locking":[27,62],"delay":[29,70],"line":[30],"to":[31,78],"certain":[33],"multiple":[34],"of":[35,90,107],"periods":[37],"that":[38],"is":[39,45,64,94],"not":[40],"fixed":[41],"priori,":[43],"but":[44],"self-adjusted":[46],"depending":[47],"on":[48],"process":[49],"and":[50,53],"operating":[51],"conditions,":[52],"working":[54],"frequency.":[55],"In":[56],"such":[57],"way,":[59],"wide":[61],"range":[63],"achieved":[65],"very":[68],"compact":[69],"cell":[71],"structure.":[72],"circuit":[74],"has":[75],"been":[76],"used":[77],"design":[79],"new":[81],"TDC":[82],"which":[85],"(time-bin":[88],"size)":[89],"about":[91],"16":[92],"ps":[93],"reached":[95],"using":[96],"0.35":[98],"mum":[99],"CMOS":[100],"technology.":[101],"Post-layout":[102],"simulations":[103],"show":[104],"feasibility":[106],"technique.":[109]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}