{"id":"https://openalex.org/W2088206737","doi":"https://doi.org/10.1109/icecs.2005.4633500","title":"Hardware implementation of BFNN and RBFNN in FPGA technology: Quantization issues","display_name":"Hardware implementation of BFNN and RBFNN in FPGA technology: Quantization issues","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2088206737","doi":"https://doi.org/10.1109/icecs.2005.4633500","mag":"2088206737"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2005.4633500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045403376","display_name":"Mohamed Krid","orcid":"https://orcid.org/0000-0002-4058-8625"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mohamed Krid","raw_affiliation_strings":["Research Unit on Intelligent Control, Department of Electrical Engineering, National School of Engineers of Sfax, Oregano Systems Design and Consulting GmbH, Sfax, Tunisia","Dept. of Electr. Eng., Nat. Sch. of Eng. of Sfax, Sfax"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Unit on Intelligent Control, Department of Electrical Engineering, National School of Engineers of Sfax, Oregano Systems Design and Consulting GmbH, Sfax, Tunisia","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sch. of Eng. of Sfax, Sfax","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111676396","display_name":"Dorra Sellami Masmoudi","orcid":null},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Dorra Sellami Masmoudi","raw_affiliation_strings":["Research Unit on Intelligent Control, Department of Electrical Engineering, National School of Engineers of Sfax, Oregano Systems Design and Consulting GmbH, Sfax, Tunisia","Dept. of Electr. Eng., Nat. Sch. of Eng. of Sfax, Sfax"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Unit on Intelligent Control, Department of Electrical Engineering, National School of Engineers of Sfax, Oregano Systems Design and Consulting GmbH, Sfax, Tunisia","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sch. of Eng. of Sfax, Sfax","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102806642","display_name":"Mohamed Chtourou","orcid":"https://orcid.org/0000-0001-7201-3044"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mohamed Chtourou","raw_affiliation_strings":["Research Unit on Intelligent Control, Department of Electrical Engineering, National School of Engineers of Sfax, Oregano Systems Design and Consulting GmbH, Sfax, Tunisia","Dept. of Electr. Eng., Nat. Sch. of Eng. of Sfax, Sfax"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Unit on Intelligent Control, Department of Electrical Engineering, National School of Engineers of Sfax, Oregano Systems Design and Consulting GmbH, Sfax, Tunisia","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sch. of Eng. of Sfax, Sfax","institution_ids":["https://openalex.org/I142899784"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I142899784"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17666522,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11659","display_name":"Advanced Image Fusion Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7958176136016846},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7535146474838257},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6508123874664307},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.625820517539978},{"id":"https://openalex.org/keywords/backpropagation","display_name":"Backpropagation","score":0.5657514333724976},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4403120279312134},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43178072571754456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39766907691955566},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35750335454940796},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3217952251434326},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.28383275866508484},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2467215359210968}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7958176136016846},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7535146474838257},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6508123874664307},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.625820517539978},{"id":"https://openalex.org/C155032097","wikidata":"https://www.wikidata.org/wiki/Q798503","display_name":"Backpropagation","level":3,"score":0.5657514333724976},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4403120279312134},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43178072571754456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39766907691955566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35750335454940796},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3217952251434326},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.28383275866508484},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2467215359210968},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2005.4633500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2104226279","https://openalex.org/W2109174029","https://openalex.org/W2124776405","https://openalex.org/W2132984323","https://openalex.org/W2160776998"],"related_works":["https://openalex.org/W4239286941","https://openalex.org/W2088845016","https://openalex.org/W589102260","https://openalex.org/W1966421350","https://openalex.org/W1868434454","https://openalex.org/W3183118997","https://openalex.org/W3214410901","https://openalex.org/W3204400881","https://openalex.org/W3204296682","https://openalex.org/W2917767146"],"abstract_inverted_index":{"Neural":[0],"networks":[1,28,143],"hardware":[2,23],"implementation":[3,24,106],"is":[4,81],"often":[5],"required":[6],"to":[7,33,61,71,83,87,117,133,153],"concretize":[8],"their":[9],"parallelism":[10],"and":[11,48,124],"minimize":[12],"computing":[13],"time":[14,17],"for":[15],"real":[16],"application":[18],"requirements.":[19],"This":[20],"work":[21],"describes":[22],"issues":[25],"of":[26,38,97,109],"neural":[27,45,51],"on":[29,149],"FPGA":[30,150],"environment.":[31],"Not":[32],"loose":[34],"generality,":[35],"two":[36],"examples":[37],"NNs":[39],"are":[40],"considered:":[41],"a":[42,110,138],"backpropagation":[43],"feedforward":[44],"network":[46,52],"(BFNN)":[47],"an":[49,58,84,95,134],"RBF":[50],"(RBFNN).":[53],"Although":[54],"local":[55],"quantization":[56,68,88],"adds":[57],"extra":[59,85],"complexity":[60],"the":[62,72,98,103,119],"design":[63,92,129],"task,":[64],"it":[65],"gives":[66],"minimum":[67],"errors":[69],"comparing":[70],"global":[73],"one.":[74],"It":[75],"was":[76,131],"carried":[77,144],"out":[78,145],"that":[79],"RBFNN":[80],"subject":[82],"sensitivity":[86],"effects.":[89],"Preserving":[90],"acceptable":[91],"accuracy":[93],"suggests":[94],"increasing":[96],"hidden":[99],"layer":[100],"number":[101],"in":[102,115],"RBFNN.":[104,154],"Hardware":[105],"makes":[107],"use":[108],"sequential":[111],"approach":[112],"with":[113,137],"pipeline":[114],"order":[116],"achieve":[118],"best":[120],"compromise":[121],"between":[122],"rapidity":[123],"silicon":[125],"area.":[126],"The":[127],"proposed":[128],"methodology":[130],"applied":[132],"illustration":[135],"example":[136],"sine":[139],"input-output":[140],"function.":[141],"BFNN":[142],"more":[146],"compact":[147],"implementations":[148],"circuit,":[151],"compared":[152]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}