{"id":"https://openalex.org/W2014823196","doi":"https://doi.org/10.1109/icecs.2005.4633466","title":"Design of static and dynamic translinear circuits based on CMOS CCII translinear loops","display_name":"Design of static and dynamic translinear circuits based on CMOS CCII translinear loops","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2014823196","doi":"https://doi.org/10.1109/icecs.2005.4633466","mag":"2014823196"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2005.4633466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040060096","display_name":"Debashis Dutta","orcid":null},"institutions":[{"id":"https://openalex.org/I933318745","display_name":"Dehradun Institute of Technology University","ror":"https://ror.org/01v5k4d73","country_code":"IN","type":"education","lineage":["https://openalex.org/I933318745"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Debashis Dutta","raw_affiliation_strings":["DIT, New Delhi, India","DIT, New Delhi"],"affiliations":[{"raw_affiliation_string":"DIT, New Delhi, India","institution_ids":["https://openalex.org/I933318745"]},{"raw_affiliation_string":"DIT, New Delhi","institution_ids":["https://openalex.org/I933318745"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055449360","display_name":"Ritesh Ujjwal","orcid":null},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ritesh Ujjwal","raw_affiliation_strings":["DCE, New Delhi, India","DIT, Delhi"],"affiliations":[{"raw_affiliation_string":"DCE, New Delhi, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"DIT, Delhi","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106132610","display_name":"Swapna Banerjee","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swapna Banerjee","raw_affiliation_strings":["IIT, Kharagpur, India","Indian Institute of Technology Kharagpur, Kharagpur"],"affiliations":[{"raw_affiliation_string":"IIT, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026290532","display_name":"Wouter A. Serdijn","orcid":"https://orcid.org/0000-0003-4973-9677"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Wouter A. Serdijn","raw_affiliation_strings":["TU Delft, Netherlands","Tech. Univ. Delft, Delft"],"affiliations":[{"raw_affiliation_string":"TU Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Tech. Univ. Delft, Delft","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040060096"],"corresponding_institution_ids":["https://openalex.org/I933318745"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11646738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"140","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7855692505836487},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7474222779273987},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6073416471481323},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4171158969402313},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.413273423910141},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34068483114242554},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3345624804496765},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3062877058982849}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7855692505836487},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7474222779273987},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6073416471481323},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4171158969402313},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.413273423910141},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34068483114242554},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3345624804496765},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3062877058982849}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2005.4633466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2072024971","https://openalex.org/W2105421651","https://openalex.org/W2113584709","https://openalex.org/W2115374329","https://openalex.org/W2140576958","https://openalex.org/W2140594773"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2109445684","https://openalex.org/W2081082331","https://openalex.org/W4241196849","https://openalex.org/W2474346877"],"abstract_inverted_index":{"A":[0],"novel":[1],"technique":[2],"to":[3],"implement":[4],"static":[5,22],"and":[6,45,52,72],"dynamic":[7,38],"translinear":[8,14,23,39,67],"circuits":[9,68],"based":[10],"on":[11],"CMOS":[12,70,76],"CCII":[13],"(TL)":[15],"loops":[16],"is":[17],"proposed.":[18],"Various":[19],"examples":[20],"of":[21,37,66,88],"circuits,":[24,30,40],"such":[25],"as":[26],"squaring,":[27],"square-root,":[28],"geometric-mean":[29],"are":[31,56,81],"introduced.":[32],"Falling":[33],"into":[34],"the":[35,86,89],"category":[36],"a":[41,46,61],"second-order":[42],"low-pass":[43,51],"filter":[44,48],"fourth-order":[47],"offering":[49],"high-pass,":[50],"band-pass":[53],"transfer":[54],"functions":[55],"presented.":[57],"This":[58],"approach":[59],"opens":[60],"new":[62],"paradigm":[63],"for":[64],"design":[65],"using":[69,75],"CCIIs":[71],"diodes":[73],"implemented":[74],"technology.":[77],"The":[78],"filters":[79],"realized":[80],"electronically":[82],"tunable":[83],"by":[84],"altering":[85],"magnitude":[87],"bias/control":[90],"currents.":[91]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}