{"id":"https://openalex.org/W2044826558","doi":"https://doi.org/10.1109/icecs.2005.4633438","title":"Floorplan-aware Steiner tree reconstruction for optimal buffer insertion","display_name":"Floorplan-aware Steiner tree reconstruction for optimal buffer insertion","publication_year":2005,"publication_date":"2005-12-01","ids":{"openalex":"https://openalex.org/W2044826558","doi":"https://doi.org/10.1109/icecs.2005.4633438","mag":"2044826558"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2005.4633438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071940138","display_name":"Jin-Tai Yan","orcid":"https://orcid.org/0000-0002-7614-2545"},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"education","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Tai Yan","raw_affiliation_strings":["Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C","Dept. of Comput. Sci. & Inf. Eng., Chung Hua Univ., Hsinchu#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I59460038"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Inf. Eng., Chung Hua Univ., Hsinchu#TAB#","institution_ids":["https://openalex.org/I59460038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028087424","display_name":"Chia-Fang Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"education","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Fang Lee","raw_affiliation_strings":["Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C","Dept. of Comput. Sci. & Inf. Eng., Chung Hua Univ., Hsinchu#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I59460038"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Inf. Eng., Chung Hua Univ., Hsinchu#TAB#","institution_ids":["https://openalex.org/I59460038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021925789","display_name":"Tzu-Ya Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"education","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tzu-Ya Wang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C","Dept. of Comput. Sci. & Inf. Eng., Chung Hua Univ., Hsinchu#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I59460038"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Inf. Eng., Chung Hua Univ., Hsinchu#TAB#","institution_ids":["https://openalex.org/I59460038"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1410924,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.988925576210022},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.9488168358802795},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.6106410026550293},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6091668605804443},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.582123875617981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5677807331085205},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38212254643440247},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3755035996437073},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.23013514280319214},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12752199172973633}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.988925576210022},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.9488168358802795},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.6106410026550293},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6091668605804443},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.582123875617981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5677807331085205},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38212254643440247},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3755035996437073},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.23013514280319214},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12752199172973633}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2005.4633438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2005.4633438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.7900000214576721,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1827379108","https://openalex.org/W2003437409","https://openalex.org/W2020112047","https://openalex.org/W2032722667","https://openalex.org/W2115502281","https://openalex.org/W2126471270","https://openalex.org/W2135149667","https://openalex.org/W2153593246","https://openalex.org/W2160252016","https://openalex.org/W2170840284","https://openalex.org/W2172846734","https://openalex.org/W4235073116","https://openalex.org/W6638519600"],"related_works":["https://openalex.org/W2044826558","https://openalex.org/W1518650219","https://openalex.org/W2362006006","https://openalex.org/W2021808862","https://openalex.org/W1919516409","https://openalex.org/W4240503776","https://openalex.org/W2046102945","https://openalex.org/W2167693349","https://openalex.org/W1693171640","https://openalex.org/W2186482337"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"based":[3],"on":[4,84],"the":[5,24,27,35,41,55,80],"information":[6],"of":[7,37],"blockages":[8,28],"and":[9,33],"empty":[10],"space":[11],"in":[12,40],"a":[13,85],"given":[14,86],"floorplan,":[15],"any":[16,74],"Steiner":[17,42,63,76,82],"tree":[18,43,64,77],"must":[19],"be":[20],"reconstructed":[21],"to":[22],"avoid":[23],"routing":[25],"over":[26],"by":[29,44],"using":[30,45],"detour-path":[31],"modification":[32],"increase":[34],"opportunity":[36],"inserting":[38],"buffers":[39],"Steiner-point":[46],"or":[47],"routing-path":[48],"modification.":[49],"The":[50],"experimental":[51],"results":[52],"show":[53],"that":[54,72],"optimal":[56],"buffer":[57],"insertion":[58],"with":[59],"our":[60],"proposed":[61],"floorplan-aware":[62,75],"reconstruction":[65,78],"can":[66],"obtain":[67],"8%~15%":[68],"delay":[69],"improvement":[70],"than":[71],"without":[73],"for":[79],"tested":[81],"trees":[83],"floorplan.":[87]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}