{"id":"https://openalex.org/W2545903763","doi":"https://doi.org/10.1109/icecs.2004.1399754","title":"Performance improvement of edge-triggered sequential circuits","display_name":"Performance improvement of edge-triggered sequential circuits","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2545903763","doi":"https://doi.org/10.1109/icecs.2004.1399754","mag":"2545903763"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Taskin","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070703425","display_name":"Ivan S. Kourtev","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I.S. Kourtev","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081080799"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7646217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"607","last_page":"610"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8903570175170898},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8349002599716187},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7890487909317017},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7452871799468994},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.7115068435668945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6665306687355042},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6483420133590698},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6269243955612183},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5741457343101501},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5458202958106995},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.46995165944099426},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4669035077095032},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4550526738166809},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40659067034721375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3687310814857483},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2230592668056488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1826334297657013},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1506231129169464},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09171941876411438}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8903570175170898},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8349002599716187},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7890487909317017},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7452871799468994},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.7115068435668945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6665306687355042},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6483420133590698},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6269243955612183},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5741457343101501},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5458202958106995},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.46995165944099426},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4669035077095032},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4550526738166809},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40659067034721375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3687310814857483},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2230592668056488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1826334297657013},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1506231129169464},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09171941876411438},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5199999809265137,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1875554762","https://openalex.org/W2011778848","https://openalex.org/W2119211217","https://openalex.org/W2122724421","https://openalex.org/W4236324780"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W3006003651","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2174922170","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2127892766"],"abstract_inverted_index":{"The":[0,59],"paper":[1,60],"presents":[2],"a":[3,62],"novel":[4],"delay":[5,68],"insertion":[6,69],"method":[7],"to":[8,31,52,75,87],"improve":[9,76],"the":[10,33,39,46,77,92,100],"performance":[11],"of":[12,67,85,104],"edge-triggered":[13],"sequential":[14],"circuits":[15,28,98],"through":[16],"clock":[17,47,56,80,94],"skew":[18,21,57],"scheduling.":[19],"Clock":[20],"scheduling":[22],"(CSS)":[23],"is":[24,43,50],"performed":[25],"on":[26],"synchronous":[27],"in":[29,73],"order":[30,74],"increase":[32],"maximum":[34],"operating":[35],"frequency.":[36],"With":[37],"CSS,":[38],"original":[40],"circuit":[41,63],"topology":[42],"preserved":[44],"while":[45],"distribution":[48],"network":[49],"modified":[51],"satisfy":[53],"an":[54],"optimal":[55],"schedule.":[58],"proposes":[61],"modification":[64],"technique":[65],"consisting":[66],"into":[70],"logic":[71],"paths":[72],"minimum":[78],"possible":[79],"period.":[81],"In":[82],"experiments,":[83],"improvements":[84],"up":[86],"90%":[88],"are":[89],"observed":[90],"over":[91],"zero":[93],"skew,":[95],"flip-flop":[96],"based":[97],"for":[99],"selected":[101],"ISCAS'89":[102],"suite":[103],"benchmark":[105],"circuits.":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}