{"id":"https://openalex.org/W2535872946","doi":"https://doi.org/10.1109/icecs.2004.1399745","title":"Comparison of the hardware architectures and FPGA implementations of stream ciphers","display_name":"Comparison of the hardware architectures and FPGA implementations of stream ciphers","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2535872946","doi":"https://doi.org/10.1109/icecs.2004.1399745","mag":"2535872946"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018689567","display_name":"M.D. Galanis","orcid":"https://orcid.org/0000-0001-9330-0368"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"M.D. Galanis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082037558","display_name":"Paris Kitsos","orcid":"https://orcid.org/0000-0003-1851-8775"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"P. Kitsos","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071998528","display_name":"Giorgos Kostopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Kostopoulos","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044704128","display_name":"Nicolas Sklavos","orcid":"https://orcid.org/0000-0001-9034-4277"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Sklavos","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090802119","display_name":"Odysseas Koufopavlou","orcid":"https://orcid.org/0000-0002-6287-7073"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"O. Koufopavlou","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. Goutis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5018689567"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":5.2649,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.9560622,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"571","last_page":"574"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stream-cipher","display_name":"Stream cipher","score":0.8867709636688232},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7955290675163269},{"id":"https://openalex.org/keywords/rc4","display_name":"RC4","score":0.7950180768966675},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6885655522346497},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6518939137458801},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.5320925116539001},{"id":"https://openalex.org/keywords/cbc-mac","display_name":"CBC-MAC","score":0.5306193828582764},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.4971671402454376},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4662574529647827},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.42423611879348755},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4150303602218628},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4108135402202606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4077085256576538},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.3804473578929901},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3781852424144745},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35758352279663086},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3446269631385803},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26331883668899536},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09610116481781006},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09503668546676636},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08482301235198975}],"concepts":[{"id":"https://openalex.org/C92950451","wikidata":"https://www.wikidata.org/wiki/Q864718","display_name":"Stream cipher","level":3,"score":0.8867709636688232},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7955290675163269},{"id":"https://openalex.org/C109154458","wikidata":"https://www.wikidata.org/wiki/Q846955","display_name":"RC4","level":4,"score":0.7950180768966675},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6885655522346497},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6518939137458801},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.5320925116539001},{"id":"https://openalex.org/C156529985","wikidata":"https://www.wikidata.org/wiki/Q2736227","display_name":"CBC-MAC","level":4,"score":0.5306193828582764},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.4971671402454376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4662574529647827},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.42423611879348755},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4150303602218628},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4108135402202606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4077085256576538},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.3804473578929901},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3781852424144745},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35758352279663086},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3446269631385803},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26331883668899536},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09610116481781006},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09503668546676636},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08482301235198975}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W112964067","https://openalex.org/W1530967305","https://openalex.org/W1585255405","https://openalex.org/W1866349918","https://openalex.org/W1974303640","https://openalex.org/W2097140439","https://openalex.org/W2161300246","https://openalex.org/W2516616798","https://openalex.org/W3145770679","https://openalex.org/W6726221280"],"related_works":["https://openalex.org/W2483202600","https://openalex.org/W1557906236","https://openalex.org/W2402349135","https://openalex.org/W2950447949","https://openalex.org/W1488462220","https://openalex.org/W2104152915","https://openalex.org/W1784733384","https://openalex.org/W4385524828","https://openalex.org/W2615464719","https://openalex.org/W2044535182"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,24,27,42,76,82,90,94,98,109,125,129,133,137,142],"hardware":[4,95,110],"implementations":[5],"of":[6,15,45,97,112,117],"five":[7],"representative":[8],"stream":[9,58],"ciphers":[10,21],"are":[11,26],"compared":[12],"in":[13,115],"terms":[14,116],"performance":[16,111],"and":[17,32,139],"consumed":[18],"area.":[19],"The":[20,34,48,60,85,105],"used":[22,40],"for":[23,41,72,124,128,132,136,141],"comparison":[25],"A5/1,":[28,126],"W7,":[29,130],"E0,":[30,134],"RC4":[31],"Helix.":[33],"first":[35],"three":[36],"ones":[37],"have":[38],"been":[39,64],"security":[43,77],"part":[44],"well-known":[46],"standards.":[47],"Helix":[49,138],"cipher":[50,114],"is":[51],"a":[52,68],"recently":[53,65],"introduced":[54],"fast,":[55],"word":[56],"oriented,":[57],"cipher.":[59],"W7":[61],"algorithm":[62],"has":[63],"proposed":[66],"as":[67],"more":[69],"trustworthy":[70],"solution":[71],"GSM,":[73],"due":[74],"to":[75],"problems":[78],"that":[79],"occurred":[80],"concerning":[81],"A5/1":[83],"strength.":[84],"designs":[86],"were":[87],"coded":[88],"using":[89],"VHDL":[91],"language.":[92],"For":[93],"implementation":[96,106],"designs,":[99],"an":[100],"FPGA":[101],"device":[102],"was":[103],"used.":[104],"results":[107],"illustrate":[108],"each":[113],"throughput-to-area":[118],"ratio.":[119],"This":[120],"ratio":[121],"equals:":[122],"5.88":[123],"1.26":[127],"0.21":[131],"2.45":[135],"0.86":[140],"RC4.":[143]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}