{"id":"https://openalex.org/W2535719568","doi":"https://doi.org/10.1109/icecs.2004.1399731","title":"Evaluating and comparing simulation verification vs. formal verification approach on block level design","display_name":"Evaluating and comparing simulation verification vs. formal verification approach on block level design","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2535719568","doi":"https://doi.org/10.1109/icecs.2004.1399731","mag":"2535719568"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091439885","display_name":"E. Segev","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"E. Segev","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002708700","display_name":"S. Goldshlager","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Goldshlager","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053568746","display_name":"Hillel Miller","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. Miller","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085241779","display_name":"O. Shua","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"O. Shua","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042076708","display_name":"O. Sher","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"O. Sher","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072766500","display_name":"Shlomo Greenberg","orcid":"https://orcid.org/0000-0002-1385-8394"},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"S. Greenberg","raw_affiliation_strings":["Department of Communication System Engineering, Ben-Gurion University of the Negev, Beersheba, Israel","Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Communication System Engineering, Ben-Gurion University of the Negev, Beersheba, Israel","institution_ids":["https://openalex.org/I124227911"]},{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5091439885"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.3443898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"515","last_page":"518"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.8797252774238586},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.78972327709198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.784692108631134},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.778365433216095},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.7299358248710632},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.7012034058570862},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6881005167961121},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5498570799827576},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.49321430921554565},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.49258118867874146},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4428877830505371},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4420008659362793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4269624352455139},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.41257452964782715},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3096323013305664},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23123511672019958},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13872629404067993},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.0920676589012146}],"concepts":[{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.8797252774238586},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.78972327709198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.784692108631134},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.778365433216095},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.7299358248710632},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.7012034058570862},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6881005167961121},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5498570799827576},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.49321430921554565},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.49258118867874146},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4428877830505371},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4420008659362793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4269624352455139},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.41257452964782715},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3096323013305664},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23123511672019958},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13872629404067993},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0920676589012146},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W69402997","https://openalex.org/W1602612484","https://openalex.org/W2038658767","https://openalex.org/W2613034774"],"related_works":["https://openalex.org/W3023586562","https://openalex.org/W2162615969","https://openalex.org/W2130564948","https://openalex.org/W2135756607","https://openalex.org/W4255789569","https://openalex.org/W2105710452","https://openalex.org/W2379784933","https://openalex.org/W3082696694","https://openalex.org/W2397505782","https://openalex.org/W90280056"],"abstract_inverted_index":{"Logic":[0],"design":[1,57,68],"has":[2,85],"become":[3,86],"very":[4,88],"complex":[5],"in":[6,65],"term":[7],"of":[8,17,30,55,60,73,76,129,149,177,183,185],"logic":[9,53,82,92],"functionality.":[10],"System-on-chip":[11],"(SOC)":[12],"designs":[13],"are":[14,95,112],"an":[15],"integration":[16,26],"multiple":[18],"modules":[19],"and":[20,105,114,124,136,153,157],"cores.":[21],"In":[22],"many":[23],"cases,":[24],"SOC":[25],"is":[27,58,142],"a":[28,32,87,100,162,165,186],"result":[29],"integrating":[31],"few":[33],"chips":[34],"together.":[35],"Each":[36],"piece":[37],"(module":[38],"or":[39],"core)":[40],"must":[41],"be":[42],"verified":[43],"separately":[44],"(stand":[45],"alone)":[46],"prior":[47],"to":[48,118,143],"chip":[49],"level":[50],"verification.":[51,108],"Standalone":[52],"verification":[54,83,93,104,152,156,182],"the":[56,61,66,71,74,81,119,126,131,175,181],"one":[59],"most":[62],"important":[63,172],"steps":[64],"overall":[67],"effort.":[69],"Following":[70],"increase":[72],"amount":[75],"functionality":[77],"at":[78],"each":[79],"module,":[80],"effort":[84],"resource-consuming":[89],"task.":[90],"Two":[91],"methods":[94,111,160,179],"commonly":[96],"used":[97],"when":[98],"verifying":[99],"SOC,":[101],"simulation":[102,150],"based":[103,107,151,155],"formal":[106,154],"The":[109],"two":[110],"explored":[113],"compared":[115],"with":[116],"respect":[117],"time":[120],"required":[121],"for":[122,146,164,180],"setup":[123],"running":[125],"environment,":[127],"ease":[128],"debugging":[130],"reported":[132],"failures,":[133],"power,":[134],"coverage":[135],"confidence":[137],"level.":[138],"Our":[139],"main":[140],"goal":[141],"establish":[144],"criteria":[145],"optimal":[147],"use":[148],"implement":[158],"both":[159],"on":[161],"block":[163],"PCMCIA":[166],"interface":[167],"card.":[168],"We":[169],"have":[170],"derived":[171],"conclusions":[173],"concerning":[174],"matching":[176],"these":[178],"blocks":[184],"similar":[187],"type.":[188]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}