{"id":"https://openalex.org/W2538259540","doi":"https://doi.org/10.1109/icecs.2004.1399727","title":"A 64-way VLIW/SIMD FPGA architecture and design flow","display_name":"A 64-way VLIW/SIMD FPGA architecture and design flow","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2538259540","doi":"https://doi.org/10.1109/icecs.2004.1399727","mag":"2538259540"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030875484","display_name":"Alex K. Jones","orcid":"https://orcid.org/0000-0001-7498-0206"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A.K. Jones","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113801969","display_name":"R. Hoare","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Hoare","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070703425","display_name":"Ivan S. Kourtev","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I.S. Kourtev","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111958670","display_name":"Josh Fazekas","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Fazekas","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027363123","display_name":"Dara Kusic","orcid":"https://orcid.org/0000-0001-8432-9740"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Kusic","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000152156","display_name":"John M. Foster","orcid":"https://orcid.org/0000-0002-6558-1550"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Foster","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020056750","display_name":"Stephanie C. Boddie","orcid":"https://orcid.org/0000-0002-4902-1502"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Boddie","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001765454","display_name":"A. Muaydh","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Muaydh","raw_affiliation_strings":["Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5030875484"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":1.8047,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86394558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"crest tr 1 1","issue":null,"first_page":"499","last_page":"502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9279518723487854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.881691575050354},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7926461100578308},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6148191094398499},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5906323194503784},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5582872629165649},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5431936383247375},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5342404246330261},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5192082524299622},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3720795512199402},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31911396980285645},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12479141354560852}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9279518723487854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.881691575050354},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7926461100578308},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6148191094398499},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5906323194503784},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5582872629165649},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5431936383247375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5342404246330261},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5192082524299622},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3720795512199402},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31911396980285645},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12479141354560852}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W20727985","https://openalex.org/W2002897809","https://openalex.org/W2152958194","https://openalex.org/W6600792640"],"related_works":["https://openalex.org/W2059502833","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W4253933660","https://openalex.org/W2054117411","https://openalex.org/W3148322066","https://openalex.org/W2115688358","https://openalex.org/W2123715095","https://openalex.org/W4236818014","https://openalex.org/W788524553"],"abstract_inverted_index":{"Current":[0],"FPGA":[1],"architectures":[2,39,69],"are":[3,70,123],"heterogeneous,":[4],"containing":[5],"tens":[6],"of":[7,9,14,66,84,94,130,133],"thousands":[8],"logic":[10],"elements":[11],"and":[12,17,28,52,64,72,76,81,137],"hundreds":[13],"embedded":[15],"multipliers":[16],"memory":[18],"units.":[19],"However,":[20],"efficiently":[21],"utilizing":[22],"these":[23],"resources":[24],"requires":[25],"hardware":[26,138],"designers":[27],"complex":[29],"computer":[30],"aided":[31],"design":[32,63],"tools.":[33],"The":[34,62,79,98],"paper":[35],"describes":[36],"several":[37],"multi-processor":[38],"implemented":[40],"on":[41,105],"an":[42],"FPGA,":[43],"including":[44],"a":[45,53,85],"64-way":[46],"single":[47],"interface":[48],"multiple":[49],"data":[50],"(SIMD)":[51],"variable":[54],"size":[55],"very":[56],"long":[57],"instruction":[58],"word":[59],"(VLIW)":[60],"architecture.":[61],"synthesis":[65],"the":[67,106,120,128,131,135],"target":[68],"presented":[71],"compared":[73],"for":[74,91],"scalability":[75],"achieving":[77],"parallelism.":[78],"performance":[80,129],"chip":[82],"utilization":[83],"shared":[86],"register":[87],"file":[88],"is":[89,102],"examined":[90],"different":[92],"numbers":[93],"VLIW":[95,108],"processing":[96],"elements.":[97],"associated":[99],"compilation":[100],"flow":[101],"described":[103],"based":[104],"Trimaran":[107],"compiler":[109],"which":[110],"achieves":[111],"explicitly":[112],"parallel":[113],"instructions":[114],"from":[115,119],"C":[116],"code.":[117],"Benchmarks":[118],"Media-Bench":[121],"suite":[122],"being":[124],"used":[125],"to":[126],"test":[127],"parallelism":[132],"both":[134],"software":[136],"components.":[139]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}