{"id":"https://openalex.org/W2542467928","doi":"https://doi.org/10.1109/icecs.2004.1399707","title":"Optimization of chip level clock tree performance by using simultaneous drivers and wire sizing","display_name":"Optimization of chip level clock tree performance by using simultaneous drivers and wire sizing","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2542467928","doi":"https://doi.org/10.1109/icecs.2004.1399707","mag":"2542467928"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020027094","display_name":"S. Greenberg","orcid":null},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"S. Greenberg","raw_affiliation_strings":["Department of Electrical & Computers Engineering, Ben-Gurion University of the Negev, Beersheba, Israel","Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computers Engineering, Ben-Gurion University of the Negev, Beersheba, Israel","institution_ids":["https://openalex.org/I124227911"]},{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088407901","display_name":"Isabelle Bloch","orcid":"https://orcid.org/0000-0002-6984-1532"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I. Bloch","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058792603","display_name":"M. Horwitz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Horwitz","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074061458","display_name":"Avishay Maman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Maman","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020027094"],"corresponding_institution_ids":["https://openalex.org/I124227911"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76405507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"419","last_page":"423"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8121771216392517},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.74309241771698},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.674659252166748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5590062737464905},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5449771285057068},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.535941481590271},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.527098536491394},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5077615976333618},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5032724738121033},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49420788884162903},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.48808157444000244},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.47953248023986816},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4654918909072876},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46377673745155334},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.45947331190109253},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.42929524183273315},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4214034676551819},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41739416122436523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27382373809814453},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1647762954235077},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09191161394119263}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8121771216392517},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.74309241771698},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.674659252166748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5590062737464905},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5449771285057068},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.535941481590271},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.527098536491394},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5077615976333618},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5032724738121033},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49420788884162903},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.48808157444000244},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.47953248023986816},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4654918909072876},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46377673745155334},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.45947331190109253},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.42929524183273315},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4214034676551819},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41739416122436523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27382373809814453},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1647762954235077},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09191161394119263},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1528914157","https://openalex.org/W1933111433","https://openalex.org/W2108207224","https://openalex.org/W2614175313"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W2144282137","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2199871724"],"abstract_inverted_index":{"Defining":[0],"the":[1,10,81,91,127,143,179],"optimal":[2],"clock-distribution":[3],"network":[4,25,141],"in":[5,45,120,165],"VLSI":[6],"is":[7,42,86,133],"one":[8],"of":[9,14,95,142],"most":[11],"important":[12],"aspects":[13],"high-speed":[15],"SoC":[16],"design.":[17],"The":[18],"existing":[19],"design":[20,40],"flows":[21],"for":[22],"clock":[23,51,82,116,139],"tree":[24,83,117,140],"implementation":[26],"are":[27,109],"manual":[28,180],"based":[29,181],"and":[30,38,63,78,102,170],"require":[31],"long":[32,37],"development":[33],"cycle":[34],"time.":[35],"This":[36,67,85,131,163],"iterative":[39],"flow":[41],"not":[43],"optimized":[44],"terms":[46],"of:":[47],"clock-skew,":[48],"insertion":[49],"delay,":[50],"signal":[52],"rise/fall":[53],"time,":[54],"power":[55,168],"dissipation,":[56],"route":[57,172],"resources,":[58],"sensitivity":[59],"to":[60,65,113,122,135,178],"technology/design":[61],"variations":[62],"time":[64],"market.":[66],"paper":[68],"demonstrates":[69],"a":[70,136],"new":[71,144],"approach":[72,132],"which":[73],"uses":[74],"preliminary":[75],"HSPICE":[76],"simulations":[77],"dramatically":[79],"improves":[80],"performance.":[84],"done":[87],"by":[88,126],"smartly":[89],"choosing":[90],"following":[92],"parameters:":[93],"number":[94],"driver":[96,98],"levels,":[97],"size,":[99],"wire":[100,103],"width/space":[101],"length":[104],"between":[105],"levels.":[106],"These":[107],"parameters":[108],"used":[110],"as":[111],"inputs":[112],"an":[114],"automatic":[115,128],"synthesis":[118,129],"tool":[119],"order":[121],"get":[123],"better":[124],"results":[125,164],"tool.":[130],"applied":[134],"chip":[137],"level":[138],"Freescale":[145],"Semiconductor":[146],"MSC8122":[147],"Quad":[148],"Core":[149],"DSP":[150],"(500":[151],"MHz,":[152],"90":[153],"nm":[154],"CMOS":[155],"technology,":[156],"0.9686":[157],"cm/spl":[158],"times/1.1792":[159],"cm":[160],"die":[161],"size).":[162],"saving":[166],"12%":[167],"dissipation":[169],"15%":[171],"area":[173],"without":[174],"performance":[175],"decreasing":[176],"compared":[177],"flow.":[182]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}