{"id":"https://openalex.org/W2542112991","doi":"https://doi.org/10.1109/icecs.2004.1399706","title":"Buffer sizing for delay uncertainty induced by process variations","display_name":"Buffer sizing for delay uncertainty induced by process variations","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2542112991","doi":"https://doi.org/10.1109/icecs.2004.1399706","mag":"2542112991"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050757937","display_name":"Dimitrios Velenis","orcid":"https://orcid.org/0000-0001-7947-8098"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Velenis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL, USA","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061092935","display_name":"R. Sundaresha","orcid":null},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Sundaresha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL, USA","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050757937"],"corresponding_institution_ids":["https://openalex.org/I180949307"],"apc_list":null,"apc_paid":null,"fwci":3.9903,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93842238,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"415","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.7421590089797974},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6500365138053894},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.6284018158912659},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6184749007225037},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.611088752746582},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6077752709388733},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5715031623840332},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5663661360740662},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5484335422515869},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5433434247970581},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5355871319770813},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5269532799720764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19674116373062134},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12755098938941956},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10536199808120728}],"concepts":[{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.7421590089797974},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6500365138053894},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.6284018158912659},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6184749007225037},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.611088752746582},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6077752709388733},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5715031623840332},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5663661360740662},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5484335422515869},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5433434247970581},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5355871319770813},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5269532799720764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19674116373062134},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12755098938941956},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10536199808120728},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2004.1399706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.81.5977","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.81.5977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/users/friedman/papers/ICECS_04_DelayUnc.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life in Land","id":"https://metadata.un.org/sdg/15","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1967125811","https://openalex.org/W1977963257","https://openalex.org/W2019746230","https://openalex.org/W2097884286","https://openalex.org/W2120094593","https://openalex.org/W2133295215","https://openalex.org/W2134067926","https://openalex.org/W2150724867","https://openalex.org/W2157779274","https://openalex.org/W3204577689","https://openalex.org/W6682341114"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2362904186","https://openalex.org/W2121192822","https://openalex.org/W2114232017","https://openalex.org/W1997308464","https://openalex.org/W2040679505"],"abstract_inverted_index":{"Controlling":[0],"the":[1,7,24,38,63,71,74,85,93,109,118,121],"delay":[2,41,55,94,122],"of":[3,9,26,33,42,79,96,120],"a":[4,20,43,67,114],"signal":[5,39],"in":[6,23,48,62,73],"presence":[8],"various":[10],"noise":[11],"sources,":[12],"process":[13],"parameter":[14,35,127],"variations,":[15],"and":[16,77,125],"environmental":[17],"effects":[18,32],"represents":[19],"fundamental":[21],"problem":[22],"design":[25,89],"high":[27],"performance":[28],"synchronous":[29],"circuits.":[30],"The":[31,105],"device":[34,124],"variations":[36,61,72],"on":[37,123],"propagation":[40],"CMOS":[44],"buffer":[45,86,115],"are":[46],"described":[47],"this":[49],"paper.":[50],"It":[51],"is":[52,57,103],"shown":[53],"that":[54,91],"uncertainty":[56,95],"introduced":[58],"due":[59],"to":[60,116],"current":[64,110],"flow":[65,111],"through":[66],"buffer.":[68],"In":[69],"addition,":[70],"parasitic":[75],"resistance":[76],"capacitance":[78],"an":[80],"interconnect":[81,101,126],"line":[82],"also":[83],"affect":[84],"delay.":[87],"A":[88],"methodology":[90,107],"reduces":[92],"signals":[97],"propagating":[98],"along":[99],"buffer-driven":[100],"lines":[102],"presented.":[104],"proposed":[106],"increases":[108],"sourced":[112],"by":[113],"reduce":[117],"sensitivity":[119],"variations.":[128]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}