{"id":"https://openalex.org/W2543728579","doi":"https://doi.org/10.1109/icecs.2004.1399659","title":"Challenges in ultra deep submicrometer high performance VLSI circuits","display_name":"Challenges in ultra deep submicrometer high performance VLSI circuits","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2543728579","doi":"https://doi.org/10.1109/icecs.2004.1399659","mag":"2543728579"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E.G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5053517349"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39347049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"238","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.972599983215332,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8835561275482178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6321786046028137},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5113655924797058},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5095213055610657},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49948620796203613},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4549822211265564},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4487058222293854},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43710535764694214},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.43589192628860474},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4154156744480133},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3631901741027832},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22712597250938416},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21305814385414124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2046813666820526},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18278434872627258},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1426660716533661}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8835561275482178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6321786046028137},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5113655924797058},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5095213055610657},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49948620796203613},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4549822211265564},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4487058222293854},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43710535764694214},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.43589192628860474},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4154156744480133},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3631901741027832},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22712597250938416},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21305814385414124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2046813666820526},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18278434872627258},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1426660716533661},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W4283025278","https://openalex.org/W2014709025","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W1984658281","https://openalex.org/W2018755015","https://openalex.org/W2098218272","https://openalex.org/W2491872651"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Fundamental":[4],"trends":[5],"specific":[6],"to":[7],"high":[8,10],"speed,":[9],"complexity":[11],"systems":[12,98],"are":[13,33,83],"reviewed,":[14],"emphasizing":[15],"many":[16],"of":[17,37,45,79,96],"the":[18,38,46,76,80,93],"primary":[19],"issues":[20,32,89],"that":[21,41,90],"constrain":[22],"existing":[23],"and":[24,27,49,59,70,85,103,105],"future":[25],"digital":[26],"mixed-signal":[28],"integrated":[29],"systems.":[30],"These":[31],"discussed":[34],"in":[35],"terms":[36],"evolving":[39],"criteria":[40],"affect":[42],"each":[43],"aspect":[44],"VLSI":[47],"design":[48],"synthesis":[50],"process.":[51],"Attention":[52],"is":[53],"placed":[54],"on":[55,92],"distinguishing":[56],"between":[57],"local":[58,77],"global":[60,94],"issues.":[61],"Topics":[62],"such":[63,99],"as":[64,100],"dual":[65],"V/sub":[66],"t/":[67],"CMOS":[68],"circuits":[69],"on-chip":[71],"interconnect":[72],"noise,":[73],"determined":[74],"by":[75],"nature":[78,95],"circuit":[81],"structures,":[82],"compared":[84],"contrasted":[86],"with":[87],"larger":[88],"focus":[91],"VLSI-based":[97],"synchronization":[101],"styles":[102],"clock":[104],"power":[106],"distribution":[107],"networks.":[108]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}