{"id":"https://openalex.org/W2542828406","doi":"https://doi.org/10.1109/icecs.2004.1399630","title":"Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization","display_name":"Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2542828406","doi":"https://doi.org/10.1109/icecs.2004.1399630","mag":"2542828406"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073499357","display_name":"Michael Moreinis","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"M. Moreinis","raw_affiliation_strings":["Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034159041","display_name":"Arkadiy Morgenshtein","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"A. Morgenshtein","raw_affiliation_strings":["Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087524328","display_name":"Israel A. Wagner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"I.A. Wagner","raw_affiliation_strings":["IBM Haifa Laboratories, Haifa University, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"IBM Haifa Laboratories, Haifa University, Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051888366","display_name":"Avinoam Kolodny","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"A. Kolodny","raw_affiliation_strings":["Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073499357"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.3899904,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.8144670724868774},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6561039686203003},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6092603802680969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5499767661094666},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5420975685119629},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5225593447685242},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.487076073884964},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46540147066116333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3299824595451355},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25274088978767395},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14209264516830444},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.0793546736240387}],"concepts":[{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.8144670724868774},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6561039686203003},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6092603802680969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5499767661094666},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5420975685119629},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5225593447685242},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.487076073884964},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46540147066116333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3299824595451355},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25274088978767395},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14209264516830444},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.0793546736240387},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2004.1399630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.222.6487","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.222.6487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://webee.technion.ac.il/people/kolodny/ftp/01399630MoreinisIcecs.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W119428057","https://openalex.org/W1556480701","https://openalex.org/W1984588379","https://openalex.org/W1992370325","https://openalex.org/W2004809424","https://openalex.org/W2010008605","https://openalex.org/W2048312633","https://openalex.org/W2052586721","https://openalex.org/W2088115909","https://openalex.org/W2122219454","https://openalex.org/W2134249452","https://openalex.org/W2150540901","https://openalex.org/W2160252016","https://openalex.org/W2166070556","https://openalex.org/W4236913175","https://openalex.org/W4237162529","https://openalex.org/W6604859647"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2170504327","https://openalex.org/W2766377030"],"abstract_inverted_index":{"A":[0],"combination":[1],"of":[2,22,35,53,62],"repeater":[3,96],"insertion":[4,34],"with":[5,26,94],"a":[6,17,50],"novel":[7],"LGR":[8],"(logic":[9],"gates":[10,44,70],"as":[11],"repeater)":[12],"technique":[13],"is":[14,37,78],"presented,":[15,86],"providing":[16],"methodology":[18],"for":[19,56,68,82],"delay":[20],"optimization":[21],"CMOS":[23],"logic":[24,43],"circuits":[25,84],"RC":[27],"interconnects.":[28],"The":[29],"traditional":[30,95],"interconnect":[31,46],"segmentation":[32,40],"by":[33,41],"repeaters":[36,64,72],"generalized":[38],"to":[39],"distributing":[42],"over":[45],"lines":[47],"and":[48,65,71],"adding":[49],"reduced":[51],"number":[52,61],"repeaters.":[54],"Expressions":[55],"optimal":[57,60],"segment":[58],"length,":[59],"additional":[63],"scaling":[66],"factors":[67],"both":[69],"are":[73,85],"derived.":[74],"An":[75],"iterative":[76],"solution":[77],"presented.":[79],"Optimization":[80],"results":[81],"several":[83],"showing":[87],"significant":[88],"improvement":[89],"in":[90,92],"performance":[91],"comparison":[93],"insertion.":[97]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}