{"id":"https://openalex.org/W2338063347","doi":"https://doi.org/10.1109/icecs.2003.1302015","title":"Power aware data type refinement on the HIPERLAN/2","display_name":"Power aware data type refinement on the HIPERLAN/2","publication_year":2004,"publication_date":"2004-06-03","ids":{"openalex":"https://openalex.org/W2338063347","doi":"https://doi.org/10.1109/icecs.2003.1302015","mag":"2338063347"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2003.1302015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2003.1302015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110178714","display_name":"Gregory Dimitroulakos","orcid":null},"institutions":[{"id":"https://openalex.org/I120729142","display_name":"Computer Technology Institute and Press \u201cDIOPHANTUS\u201d","ror":"https://ror.org/021nszj63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I120729142","https://openalex.org/I4210154149"]},{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"G. Dimitroulakos","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, Patras, Greece","VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#","institution_ids":["https://openalex.org/I120729142","https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017987165","display_name":"A. Milidonis","orcid":"https://orcid.org/0000-0001-9408-2104"},"institutions":[{"id":"https://openalex.org/I120729142","display_name":"Computer Technology Institute and Press \u201cDIOPHANTUS\u201d","ror":"https://ror.org/021nszj63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I120729142","https://openalex.org/I4210154149"]},{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Milidonis","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, Patras, Greece","VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#","institution_ids":["https://openalex.org/I120729142","https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103487128","display_name":"Michalis D. Galanis","orcid":null},"institutions":[{"id":"https://openalex.org/I120729142","display_name":"Computer Technology Institute and Press \u201cDIOPHANTUS\u201d","ror":"https://ror.org/021nszj63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I120729142","https://openalex.org/I4210154149"]},{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"M.D. Galanis","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, Patras, Greece","VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#","institution_ids":["https://openalex.org/I120729142","https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":null,"display_name":"G. Theodoridis","orcid":null},"institutions":[{"id":"https://openalex.org/I120729142","display_name":"Computer Technology Institute and Press \u201cDIOPHANTUS\u201d","ror":"https://ror.org/021nszj63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I120729142","https://openalex.org/I4210154149"]},{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Theodoridis","raw_affiliation_strings":["Physics Department University of Salonica, Greece","VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#"],"affiliations":[{"raw_affiliation_string":"Physics Department University of Salonica, Greece","institution_ids":[]},{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#","institution_ids":["https://openalex.org/I120729142","https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":null,"display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I120729142","display_name":"Computer Technology Institute and Press \u201cDIOPHANTUS\u201d","ror":"https://ror.org/021nszj63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I120729142","https://openalex.org/I4210154149"]},{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. Goutis","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, Patras, Greece","VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#","institution_ids":["https://openalex.org/I120729142","https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I120729142","display_name":"Computer Technology Institute and Press \u201cDIOPHANTUS\u201d","ror":"https://ror.org/021nszj63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I120729142","https://openalex.org/I4210154149"]},{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE","GR"],"is_corresponding":false,"raw_author_name":"F. Catthoor","raw_affiliation_strings":["Inter University Micro Electronics Center, Belgium","Interuniversity Micro Electronics Center (IMEC), Belguim","VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#"],"affiliations":[{"raw_affiliation_string":"Inter University Micro Electronics Center, Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"Interuniversity Micro Electronics Center (IMEC), Belguim","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Greece and Interuniversity Micro Electronics Center, Belguim#TAB#","institution_ids":["https://openalex.org/I120729142","https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5110178714"],"corresponding_institution_ids":["https://openalex.org/I120729142","https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23179374,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"216","last_page":"219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hiperlan","display_name":"HiperLAN","score":0.9102878570556641},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7962096929550171},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.47331511974334717},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4283800721168518},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.41752704977989197},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4128662645816803},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.2992933392524719},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2390773892402649},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10085636377334595},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08794364333152771}],"concepts":[{"id":"https://openalex.org/C2781379802","wikidata":"https://www.wikidata.org/wiki/Q1563708","display_name":"HiperLAN","level":4,"score":0.9102878570556641},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7962096929550171},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.47331511974334717},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4283800721168518},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.41752704977989197},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4128662645816803},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.2992933392524719},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2390773892402649},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10085636377334595},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08794364333152771},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C2985434377","wikidata":"https://www.wikidata.org/wiki/Q212607","display_name":"Wireless lan","level":3,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icecs.2003.1302015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2003.1302015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.582.7988","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.582.7988","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.wseas.us/e-library/conferences/2005corfu/c1/papers/498-519.pdf","raw_type":"text"},{"id":"mag:2338063347","is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=1974548.1974590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1491524709","https://openalex.org/W1591014349","https://openalex.org/W1920033171","https://openalex.org/W2072937614","https://openalex.org/W2102931888","https://openalex.org/W2111513880","https://openalex.org/W2131779460","https://openalex.org/W2139052409","https://openalex.org/W2152951583","https://openalex.org/W4238314902","https://openalex.org/W6643000177","https://openalex.org/W6647733172"],"related_works":["https://openalex.org/W1533480155","https://openalex.org/W2104758807","https://openalex.org/W1748833727","https://openalex.org/W2133689258","https://openalex.org/W2741063489","https://openalex.org/W2116963907","https://openalex.org/W2056650757","https://openalex.org/W2492825885","https://openalex.org/W2162149349","https://openalex.org/W2165701884","https://openalex.org/W2303862225","https://openalex.org/W2056219132","https://openalex.org/W2105172281","https://openalex.org/W2759507096","https://openalex.org/W2409166641","https://openalex.org/W2314124032","https://openalex.org/W1543121206","https://openalex.org/W2186330134","https://openalex.org/W228707819","https://openalex.org/W2066041704"],"abstract_inverted_index":{"A":[0],"power":[1],"aware":[2],"data":[3,9,32,45],"type":[4],"refinement":[5],"performed":[6],"on":[7,25],"the":[8,14,26,30,57,62,65,74,83,87,92],"link":[10],"control":[11],"layer":[12],"of":[13,36,64,73,86],"HIPERLAN":[15],"2":[16],"protocol":[17],"is":[18,54],"presented.":[19],"Applying":[20],"static":[21],"and":[22,39,49,60],"dynamic":[23],"analysis":[24],"initial":[27,93],"specification":[28,94],"code,":[29],"crucial":[31],"types":[33],"in":[34],"terms":[35],"memory":[37,52,75,88],"access":[38],"storage":[40],"are":[41,47],"identified.":[42],"Then":[43],"proper":[44],"structures":[46],"selected":[48],"an":[50],"efficient":[51],"architecture":[53,89],"derived,":[55],"meeting":[56],"time":[58],"constraints":[59],"reducing":[61],"energy":[63,76,84],"system":[66],"memories.":[67],"Experimental":[68],"results":[69],"show":[70],"a":[71],"reduction":[72],"consumption":[77,85],"up":[78],"to":[79],"37%":[80],"compared":[81],"with":[82],"imposed":[90],"by":[91],"code.":[95]},"counts_by_year":[],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}