{"id":"https://openalex.org/W2542128350","doi":"https://doi.org/10.1109/icecs.2003.1301999","title":"Analog sampled data architecture for discrete Hartley transform for prime N","display_name":"Analog sampled data architecture for discrete Hartley transform for prime N","publication_year":2004,"publication_date":"2004-06-03","ids":{"openalex":"https://openalex.org/W2542128350","doi":"https://doi.org/10.1109/icecs.2003.1301999","mag":"2542128350"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2003.1301999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2003.1301999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112556114","display_name":"Ashis Kumar Mal","orcid":null},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.K. Mal","raw_affiliation_strings":["Department of E & ECE, Indian Institute of Technology, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E & ECE, Indian Institute of Technology, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034075191","display_name":"Anindya Sundar Dhar","orcid":"https://orcid.org/0000-0001-5288-4715"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.S. Dhar","raw_affiliation_strings":["Department of E & ECE, Indian Institute of Technology, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E & ECE, Indian Institute of Technology, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I64295750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.33278376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e82 a","issue":null,"first_page":"152","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-hartley-transform","display_name":"Discrete Hartley transform","score":0.8661333322525024},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.739533007144928},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6313332915306091},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5261644721031189},{"id":"https://openalex.org/keywords/prime","display_name":"Prime (order theory)","score":0.4965746998786926},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4892694652080536},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4515690505504608},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4494209587574005},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.44672006368637085},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.41738489270210266},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.39238616824150085},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30238768458366394},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2129395306110382},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15319326519966125},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11247485876083374},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.10188740491867065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1005936861038208},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.06898373365402222}],"concepts":[{"id":"https://openalex.org/C192853989","wikidata":"https://www.wikidata.org/wiki/Q1006531","display_name":"Discrete Hartley transform","level":5,"score":0.8661333322525024},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.739533007144928},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6313332915306091},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5261644721031189},{"id":"https://openalex.org/C184992742","wikidata":"https://www.wikidata.org/wiki/Q7243229","display_name":"Prime (order theory)","level":2,"score":0.4965746998786926},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4892694652080536},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4515690505504608},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4494209587574005},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.44672006368637085},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.41738489270210266},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.39238616824150085},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30238768458366394},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2129395306110382},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15319326519966125},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11247485876083374},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.10188740491867065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1005936861038208},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.06898373365402222},{"id":"https://openalex.org/C76563020","wikidata":"https://www.wikidata.org/wiki/Q4817582","display_name":"Fractional Fourier transform","level":4,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2003.1301999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2003.1301999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1564201208","https://openalex.org/W2006724675","https://openalex.org/W2023227003","https://openalex.org/W2105848320","https://openalex.org/W2128018010","https://openalex.org/W2163443712","https://openalex.org/W3147616483","https://openalex.org/W6678893433"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W2106726468","https://openalex.org/W3023045184","https://openalex.org/W2110484548","https://openalex.org/W1491867692","https://openalex.org/W2074830049","https://openalex.org/W2057966277","https://openalex.org/W4389245321","https://openalex.org/W322060967","https://openalex.org/W1496013382"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3,43],"analog":[4,19],"VLSI":[5,77],"architecture,":[6],"capable":[7],"of":[8,28,45,57],"computing":[9],"discrete":[10],"Hartley":[11],"transform(DHT),":[12],"for":[13,64],"any":[14],"prime":[15],"N":[16],"using":[17,42],"standard":[18],"blocks.":[20],"The":[21,68],"scheme":[22],"operates":[23],"from":[24],"the":[25,31,38,55],"general":[26],"expression":[27],"DHT":[29,39],"where":[30,81],"input":[32],"samples":[33],"are":[34,50,86],"multiplied":[35,48],"by":[36],"all":[37],"coefficients,":[40],"simultaneously":[41],"array":[44],"capacitors.":[46],"These":[47],"values":[49],"then":[51],"switched":[52],"concurrently":[53],"with":[54,90],"help":[56],"cross":[58],"point":[59],"switch,":[60],"to":[61,74,87],"different":[62],"integrators":[63],"performing":[65],"necessary":[66],"addition/subtraction.":[67],"proposed":[69],"architecture":[70],"is":[71],"regular,":[72],"simple":[73],"implement":[75],"in":[76],"and":[78,84],"well":[79],"suited":[80],"silicon":[82],"area":[83],"power":[85],"be":[88],"minimized":[89],"some":[91],"compromise":[92],"on":[93],"accuracy.":[94]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}