{"id":"https://openalex.org/W2543390109","doi":"https://doi.org/10.1109/icecs.2003.1301853","title":"Modeling and analysis of path delay faults in VLSI circuits: a statistical approach","display_name":"Modeling and analysis of path delay faults in VLSI circuits: a statistical approach","publication_year":2004,"publication_date":"2004-06-03","ids":{"openalex":"https://openalex.org/W2543390109","doi":"https://doi.org/10.1109/icecs.2003.1301853","mag":"2543390109"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2003.1301853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2003.1301853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030191146","display_name":"Mustapha Hamad","orcid":"https://orcid.org/0000-0002-8631-1760"},"institutions":[{"id":"https://openalex.org/I60770847","display_name":"Notre Dame University \u2013 Louaize","ror":"https://ror.org/030br0314","country_code":"LB","type":"education","lineage":["https://openalex.org/I60770847"]}],"countries":["LB"],"is_corresponding":true,"raw_author_name":"M. Hamad","raw_affiliation_strings":["Department of Electrical and Computer and Communication Engineering, Notre Dame University-Louaize, Zouk Mikael, Lebanon"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer and Communication Engineering, Notre Dame University-Louaize, Zouk Mikael, Lebanon","institution_ids":["https://openalex.org/I60770847"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5030191146"],"corresponding_institution_ids":["https://openalex.org/I60770847"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30131802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"587","last_page":"590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7299131155014038},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6213672161102295},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6178324222564697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.615616500377655},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5960428714752197},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5571479797363281},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5531333684921265},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.552969753742218},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5307922959327698},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44796988368034363},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.4420921206474304},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.41463959217071533},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.39817380905151367},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.39324599504470825},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3806222677230835},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3578510582447052},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34885913133621216},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18016299605369568},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11512434482574463},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0919945240020752}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7299131155014038},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6213672161102295},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6178324222564697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.615616500377655},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5960428714752197},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5571479797363281},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5531333684921265},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.552969753742218},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5307922959327698},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44796988368034363},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.4420921206474304},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.41463959217071533},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.39817380905151367},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.39324599504470825},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3806222677230835},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3578510582447052},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34885913133621216},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18016299605369568},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11512434482574463},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0919945240020752},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2003.1301853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2003.1301853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1543710675","https://openalex.org/W1583304273","https://openalex.org/W1589317331","https://openalex.org/W1610717462","https://openalex.org/W1971783651","https://openalex.org/W1993021506","https://openalex.org/W2061946964","https://openalex.org/W2077470597","https://openalex.org/W2119130057","https://openalex.org/W2121268021","https://openalex.org/W4237864693","https://openalex.org/W6632401810"],"related_works":["https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W2345182073","https://openalex.org/W2094131653","https://openalex.org/W1947426333","https://openalex.org/W4235100100","https://openalex.org/W2103922093"],"abstract_inverted_index":{"With":[0],"the":[1,60,69,86,94,111],"increased":[2],"densities":[3],"of":[4,10,72,97,113],"integrated":[5],"circuits,":[6],"several":[7],"different":[8],"types":[9],"faults":[11,26,75,100,120,131],"can":[12,22,53],"occur.":[13],"Faults":[14],"in":[15,35,59,79,121],"digital":[16],"circuits":[17,123],"resulting":[18],"from":[19],"random":[20],"defects":[21],"introduce":[23],"DC":[24],"(stuck-at)":[25],"as":[27,29,91,93],"well":[28,92],"AC":[30],"(delay)":[31],"faults.":[32],"Previous":[33],"work":[34],"statistical":[36,70,115],"modeling":[37],"and":[38,84,104],"analysis":[39],"for":[40,101,117],"delay":[41,51,74,88,99,119,130],"fault":[42,52,89],"testing":[43],"generally":[44],"assumes":[45],"that":[46],"at":[47],"most":[48],"a":[49,80,114],"single":[50],"occur":[54],"along":[55,76,132],"any":[56,77,133],"given":[57],"path":[58,78,87,98,118],"circuit":[61,81],"under":[62,82],"test.":[63],"In":[64],"this":[65],"paper":[66],"we":[67],"investigate":[68],"effect":[71],"multiple":[73,129],"test,":[83],"predict":[85],"probabilities":[90],"maximum":[95],"number":[96],"both":[102],"combinational":[103],"sequential":[105],"benchmark":[106],"circuits.":[107],"We":[108],"begin":[109],"with":[110],"development":[112],"model":[116],"VLSI":[122],"[4],":[124],"which":[125],"takes":[126],"into":[127],"account":[128],"signal":[134],"path.":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}