{"id":"https://openalex.org/W2160292893","doi":"https://doi.org/10.1109/icecs.2002.1046452","title":"Mismatch optimization for analog circuits using the DesignAssistant","display_name":"Mismatch optimization for analog circuits using the DesignAssistant","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2160292893","doi":"https://doi.org/10.1109/icecs.2002.1046452","mag":"2160292893"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036500497","display_name":"U. Kleine","orcid":null},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke-Universit\u00e4t Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Kleine","raw_affiliation_strings":["IESK, Otto von Guericke University Magdeburg, Magdeburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IESK, Otto von Guericke University Magdeburg, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052447047","display_name":"L. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke-Universit\u00e4t Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"L. Zhang","raw_affiliation_strings":["IESK, Otto von Guericke University Magdeburg, Magdeburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IESK, Otto von Guericke University Magdeburg, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041993475","display_name":"Maria-Magdalena Wolf","orcid":"https://orcid.org/0009-0006-8549-1655"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Wolf","raw_affiliation_strings":["Atmel Germany GmbH, Ulm, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atmel Germany GmbH, Ulm, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0628,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.79679621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1135","last_page":"1138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6697646379470825},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.630771279335022},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6220228672027588},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.6171226501464844},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5927126407623291},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5710439682006836},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5265636444091797},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5167654752731323},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5132718086242676},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.5054821968078613},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.47272342443466187},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4689734876155853},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.46575313806533813},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.46482494473457336},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4516918659210205},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4450511038303375},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2253798246383667},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18266955018043518},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1621297299861908},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.1538320779800415},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07039734721183777}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6697646379470825},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.630771279335022},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6220228672027588},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.6171226501464844},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5927126407623291},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5710439682006836},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5265636444091797},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5167654752731323},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5132718086242676},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.5054821968078613},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.47272342443466187},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4689734876155853},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.46575313806533813},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.46482494473457336},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4516918659210205},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4450511038303375},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2253798246383667},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18266955018043518},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1621297299861908},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.1538320779800415},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07039734721183777},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.550000011920929,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1602353090","https://openalex.org/W1973116517","https://openalex.org/W1997150254","https://openalex.org/W1998168457","https://openalex.org/W2110033475","https://openalex.org/W2113329856","https://openalex.org/W2117324805","https://openalex.org/W2119548103","https://openalex.org/W2122980366","https://openalex.org/W2140823559","https://openalex.org/W2151276975","https://openalex.org/W2159632959","https://openalex.org/W4251670622","https://openalex.org/W4253466802","https://openalex.org/W6635817905","https://openalex.org/W6678264500"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2044122268","https://openalex.org/W2158511068","https://openalex.org/W1565715208","https://openalex.org/W1964352816","https://openalex.org/W2102933388","https://openalex.org/W1994179998","https://openalex.org/W2143611918"],"abstract_inverted_index":{"This":[0,29],"paper":[1],"presents":[2],"a":[3,14,35],"new":[4],"mismatch":[5],"optimization":[6],"feature":[7],"of":[8,16,48,64,73,98],"the":[9,17,57,61,74,90,94],"DesignAssistant":[10],"(DA),":[11],"which":[12],"is":[13,32,76],"part":[15],"ALADIN":[18],"(Automatic":[19],"Layout":[20],"Design":[21],"Aid":[22],"for":[23],"Analog":[24],"Integrated":[25],"Circuits)":[26],"program":[27],"package.":[28],"interactive":[30],"tool":[31],"integrated":[33,100],"into":[34],"commercial":[36],"design":[37,58,91],"framework":[38],"and":[39,67,83,92,96],"supports":[40],"analog":[41,99],"designers":[42],"during":[43],"circuit":[44,50],"design.":[45],"The":[46,71],"matching":[47,72],"two":[49],"elements":[51],"can":[52],"be":[53],"calculated":[54],"numerically":[55],"in":[56,78],"environment":[59],"using":[60],"standard":[62],"deviation":[63],"electrical":[65],"parameters":[66],"simplified":[68],"device":[69],"models.":[70],"devices":[75],"estimated":[77],"accordance":[79],"with":[80],"their":[81,84],"orientation":[82],"surrounding":[85],"layout.":[86],"These":[87],"features":[88],"ease":[89],"improve":[93],"quality":[95],"reliability":[97],"circuits.":[101]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}