{"id":"https://openalex.org/W1905494722","doi":"https://doi.org/10.1109/icecs.2002.1046282","title":"A wire load model considering metal layer properties","display_name":"A wire load model considering metal layer properties","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1905494722","doi":"https://doi.org/10.1109/icecs.2002.1046282","mag":"1905494722"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005835451","display_name":"Armin Windschiegl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"A. Windschiegl","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University Munich, Munich, Germany","Inst. for Integrated Circuits, Tech. Univ. Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University Munich, Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Inst. for Integrated Circuits, Tech. Univ. Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043304774","display_name":"T. Mahnke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Mahnke","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University Munich, Munich, Germany","Inst. for Integrated Circuits, Tech. Univ. Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University Munich, Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Inst. for Integrated Circuits, Tech. Univ. Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016985109","display_name":"Michael Eiermann","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Eiermann","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University Munich, Munich, Germany","Inst. for Integrated Circuits, Tech. Univ. Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University Munich, Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Inst. for Integrated Circuits, Tech. Univ. Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005732789","display_name":"Walter Stechele","orcid":"https://orcid.org/0000-0002-7455-8483"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Stechele","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University Munich, Munich, Germany","Inst. for Integrated Circuits, Tech. Univ. Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University Munich, Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Inst. for Integrated Circuits, Tech. Univ. Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079692388","display_name":"Paul Zuber","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P. Zuber","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University Munich, Munich, Germany","Inst. for Integrated Circuits, Tech. Univ. Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University Munich, Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Inst. for Integrated Circuits, Tech. Univ. Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5005835451"],"corresponding_institution_ids":["https://openalex.org/I4210124274"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08997188,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"765","last_page":"768"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6124235391616821},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5437745451927185},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49261337518692017},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4664560854434967},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44623029232025146},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.20999068021774292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20875409245491028},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10222998261451721},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07355225086212158}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6124235391616821},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5437745451927185},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49261337518692017},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4664560854434967},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44623029232025146},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.20999068021774292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20875409245491028},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10222998261451721},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07355225086212158},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2002481346","https://openalex.org/W2014919362","https://openalex.org/W2102466856","https://openalex.org/W2105925860","https://openalex.org/W2110445184","https://openalex.org/W2153225330","https://openalex.org/W3142526730","https://openalex.org/W4245901115","https://openalex.org/W6828239796"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"Delay":[0],"due":[1],"to":[2,110],"on-chip":[3],"interconnections":[4],"has":[5,46],"become":[6,31],"a":[7,51,57,65],"critical":[8],"factor":[9],"for":[10],"high":[11],"performance":[12],"designs":[13],"in":[14,102,108],"the":[15,37,71,78,85,112],"last":[16],"years.":[17],"In":[18],"modern":[19],"deep":[20,116],"submicron":[21,117],"(DSM)":[22],"technologies":[23],"wire":[24,28,40,66,86],"load":[25,41,67,87],"and":[26,94,105],"hence":[27],"delays":[29],"have":[30],"dominant":[32],"over":[33],"gate":[34],"delays.":[35],"Consequently,":[36],"influence":[38,72],"of":[39,73,84,115],"models":[42],"on":[43,60,77],"logic":[44,92],"synthesis":[45,93,104],"increased.":[47],"This":[48],"paper":[49],"presents":[50],"novel":[52],"design":[53],"flow":[54],"that":[55],"enables":[56],"better":[58],"forecast":[59],"layout":[61],"characteristics":[62],"by":[63],"computing":[64],"model":[68],"which":[69],"considers":[70],"metal":[74],"layer":[75],"properties":[76],"net":[79],"load.":[80],"The":[81],"presented":[82],"calculation":[83],"could":[88,99],"be":[89,100],"applied":[90],"after":[91],"cell":[95],"placement,":[96],"or":[97],"it":[98],"integrated":[101],"concurrent":[103],"placement":[106],"tools":[107],"order":[109],"address":[111],"emerging":[113],"problems":[114],"designs.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}