{"id":"https://openalex.org/W1934566074","doi":"https://doi.org/10.1109/icecs.2002.1046279","title":"Development and comparison of reduced-order interconnect macromodels for time-domain simulation","display_name":"Development and comparison of reduced-order interconnect macromodels for time-domain simulation","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1934566074","doi":"https://doi.org/10.1109/icecs.2002.1046279","mag":"1934566074"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076683470","display_name":"T. Palenius","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. Palenius","raw_affiliation_strings":["Department of Electrical and Communications Engineering, Circuit Theory Laboratory, Helsinki University of Technology, Finland","[Dept. of Electr. & Commun. Eng., Helsinki Univ. of Technol., Espoo, Finland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Communications Engineering, Circuit Theory Laboratory, Helsinki University of Technology, Finland","institution_ids":[]},{"raw_affiliation_string":"[Dept. of Electr. & Commun. Eng., Helsinki Univ. of Technol., Espoo, Finland]","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057856783","display_name":"Janne Roos","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Roos","raw_affiliation_strings":["Department of Electrical and Communications Engineering, Circuit Theory Laboratory, Helsinki University of Technology, Finland","[Dept. of Electr. & Commun. Eng., Helsinki Univ. of Technol., Espoo, Finland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Communications Engineering, Circuit Theory Laboratory, Helsinki University of Technology, Finland","institution_ids":[]},{"raw_affiliation_string":"[Dept. of Electr. & Commun. Eng., Helsinki Univ. of Technol., Espoo, Finland]","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005145741","display_name":"S. Aaltonen","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"S. Aaltonen","raw_affiliation_strings":["Department of Electrical and Communications Engineering, Circuit Theory Laboratory, Helsinki University of Technology, Finland","[Dept. of Electr. & Commun. Eng., Helsinki Univ. of Technol., Espoo, Finland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Communications Engineering, Circuit Theory Laboratory, Helsinki University of Technology, Finland","institution_ids":[]},{"raw_affiliation_string":"[Dept. of Electr. & Commun. Eng., Helsinki Univ. of Technol., Espoo, Finland]","institution_ids":["https://openalex.org/I150589677"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150589677"],"apc_list":null,"apc_paid":null,"fwci":1.0328,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7924425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"757","last_page":"760"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.7791640162467957},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7656980752944946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6575983166694641},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.6056336760520935},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5823745727539062},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5703366994857788},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.5623360872268677},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5516782402992249},{"id":"https://openalex.org/keywords/model-order-reduction","display_name":"Model order reduction","score":0.504639744758606},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4813864529132843},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42611005902290344},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.41617876291275024},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36552172899246216},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23656702041625977},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18566560745239258},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1814877986907959},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15726041793823242},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1275235116481781},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12586891651153564},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.10638576745986938},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.08058157563209534}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.7791640162467957},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7656980752944946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6575983166694641},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.6056336760520935},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5823745727539062},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5703366994857788},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.5623360872268677},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5516782402992249},{"id":"https://openalex.org/C2779277453","wikidata":"https://www.wikidata.org/wiki/Q12202921","display_name":"Model order reduction","level":3,"score":0.504639744758606},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4813864529132843},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42611005902290344},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.41617876291275024},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36552172899246216},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23656702041625977},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18566560745239258},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1814877986907959},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15726041793823242},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1275235116481781},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12586891651153564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.10638576745986938},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.08058157563209534},{"id":"https://openalex.org/C57493831","wikidata":"https://www.wikidata.org/wiki/Q3134666","display_name":"Projection (relational algebra)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2112149126","https://openalex.org/W2122608783","https://openalex.org/W2156072724"],"related_works":["https://openalex.org/W2144460576","https://openalex.org/W2040376333","https://openalex.org/W2096076987","https://openalex.org/W2245072813","https://openalex.org/W4241162260","https://openalex.org/W2067716188","https://openalex.org/W2060336335","https://openalex.org/W3144735359","https://openalex.org/W2001988116","https://openalex.org/W2021002304"],"abstract_inverted_index":{"As":[0],"signal":[1],"speeds":[2],"grow":[3],"and":[4,73,84],"feature":[5],"sizes":[6],"shrink":[7],"in":[8],"digital":[9],"VLSI":[10],"circuits,":[11],"there":[12],"is":[13],"an":[14],"increasing":[15],"need":[16],"to":[17],"correctly":[18],"model":[19],"the":[20,25,28,42,58,62,81,88],"interconnects":[21],"between":[22,80],"transistors.":[23],"Since":[24],"size":[26],"of":[27,61,87],"resulting":[29],"RLC-interconnect":[30],"network":[31],"can":[32],"be":[33],"huge,":[34],"model-reduction":[35],"algorithms":[36],"have":[37],"been":[38],"developed":[39],"for":[40],"replacing":[41],"RLC":[43],"networks":[44],"with":[45,57],"reduced-order":[46,68],"frequency-domain":[47,55],"models.":[48],"This":[49],"paper":[50],"focuses":[51],"on":[52],"interfacing":[53],"these":[54],"representations":[56],"time-domain":[59],"simulation":[60,82],"original":[63],"nonlinear":[64],"circuit.":[65],"Three":[66],"well-known":[67],"macromodels":[69],"are":[70,77,91],"briefly":[71],"reviewed":[72],"two":[74],"new":[75],"ones":[76],"proposed.":[78],"Comparisons":[79],"times":[83],"memory":[85],"consumption":[86],"various":[89],"models":[90],"presented.":[92]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}