{"id":"https://openalex.org/W1816504420","doi":"https://doi.org/10.1109/icecs.2002.1046265","title":"Efficiency of dual supply voltage logic synthesis for low power in consideration of varying delay constraint strictness","display_name":"Efficiency of dual supply voltage logic synthesis for low power in consideration of varying delay constraint strictness","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1816504420","doi":"https://doi.org/10.1109/icecs.2002.1046265","mag":"1816504420"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043304774","display_name":"T. Mahnke","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"T. Mahnke","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University of Munich, Muenchen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University of Munich, Muenchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016610314","display_name":"S. Panenka","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Panenka","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University of Munich, Muenchen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University of Munich, Muenchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065555386","display_name":"M. Embacher","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Embacher","raw_affiliation_strings":["National Semiconductor GmbH, Fuerstenfeldbruck, Germany"],"affiliations":[{"raw_affiliation_string":"National Semiconductor GmbH, Fuerstenfeldbruck, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005732789","display_name":"Walter Stechele","orcid":"https://orcid.org/0000-0002-7455-8483"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Stechele","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University of Munich, Muenchen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University of Munich, Muenchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008028251","display_name":"W. Hoeld","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W. Hoeld","raw_affiliation_strings":["National Semiconductor GmbH, Fuerstenfeldbruck, Germany"],"affiliations":[{"raw_affiliation_string":"National Semiconductor GmbH, Fuerstenfeldbruck, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043304774"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":1.7387,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83786317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"701","last_page":"704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6256487369537354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6249203085899353},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5881787538528442},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5835633277893066},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5654201507568359},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5567481517791748},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5326855778694153},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.5263893604278564},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5231434106826782},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5205851197242737},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.44815170764923096},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4206288754940033},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3876253664493561},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1849251687526703},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1703440248966217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16019108891487122}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6256487369537354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6249203085899353},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5881787538528442},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5835633277893066},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5654201507568359},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5567481517791748},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5326855778694153},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.5263893604278564},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5231434106826782},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5205851197242737},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.44815170764923096},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4206288754940033},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3876253664493561},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1849251687526703},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1703440248966217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16019108891487122},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2008243923","https://openalex.org/W2083201446","https://openalex.org/W2083701454","https://openalex.org/W2087966440","https://openalex.org/W2097749440","https://openalex.org/W2121190917","https://openalex.org/W2121487477","https://openalex.org/W2134067926","https://openalex.org/W2162211138","https://openalex.org/W2169278276","https://openalex.org/W4234081588","https://openalex.org/W4237499859"],"related_works":["https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2169337913"],"abstract_inverted_index":{"In":[0,17,71,121],"this":[1],"paper,":[2],"we":[3,20,40,78],"investigate":[4],"the":[5,51,72,85,106,122,136,148],"efficiency":[6],"of":[7,74,88,105,124,139,150],"logic-level":[8],"power":[9,86,101,137,152],"optimization":[10,35],"through":[11],"dual":[12],"supply":[13,59,67],"voltage":[14,60,68],"scaling":[15,69],"(DSVS).":[16],"our":[18],"experiments,":[19],"employed":[21],"a":[22],"novel":[23],"power-driven":[24,57],"logic":[25,62],"synthesis":[26,63],"methodology":[27],"which":[28],"enables":[29],"DSVS":[30,81,133],"in":[31,103,117],"addition":[32],"to":[33,45,53,93,99,144],"state-of-the-art":[34],"techniques.":[36],"Using":[37],"that":[38,80],"methodology,":[39],"optimized":[41],"benchmark":[42],"circuits":[43,90,141],"subject":[44],"varying":[46],"delay":[47,76,126],"constraints":[48],"and":[49,64],"compared":[50,109,146],"results":[52,149],"those":[54],"obtained":[55],"from":[56,65],"single":[58],"(SSV)":[61],"global":[66],"(GSVS).":[70],"case":[73,123],"relaxed":[75],"constraints,":[77,127],"observed":[79],"generally":[82],"further":[83,134],"reduced":[84,135],"consumption":[87,102,138],"combinational":[89],"by":[91,142],"up":[92,143],"16%,":[94],"while":[95],"GSVS":[96,114,129],"actually":[97],"led":[98],"higher":[100],"50%":[104],"test":[107],"cases,":[108],"with":[110,147],"SSV":[111,151],"optimization.":[112,153],"Furthermore,":[113],"always":[115],"resulted":[116],"significantly":[118],"larger":[119],"area.":[120],"strictest":[125],"where":[128],"is":[130],"not":[131],"applicable,":[132],"sequential":[140],"17%":[145]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}