{"id":"https://openalex.org/W1571681534","doi":"https://doi.org/10.1109/icecs.2002.1046263","title":"Integrated timing-driven approach to the FPGA layout","display_name":"Integrated timing-driven approach to the FPGA layout","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1571681534","doi":"https://doi.org/10.1109/icecs.2002.1046263","mag":"1571681534"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000486088","display_name":"Martin Dan\u011bk","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"M. Danek","raw_affiliation_strings":["Department of Computer Science and Engineering, Czech Technical University, Praque, Czech Republic","Dept. of Comput. Sci. & Eng., Czech Tech. Univ., Praha, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Czech Technical University, Praque, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Czech Tech. Univ., Praha, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014808677","display_name":"Zden\u011bk Muzik\u00e1\u0159","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Z. Muzikar","raw_affiliation_strings":["Department of Computer Science and Engineering, Czech Technical University, Praque, Czech Republic","Dept. of Comput. Sci. & Eng., Czech Tech. Univ., Praha, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Czech Technical University, Praque, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Czech Tech. Univ., Praha, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000486088"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05470788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"693","last_page":"696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.8737595081329346},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8206019997596741},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7735689878463745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7368515133857727},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5484382510185242},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4651649296283722},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4607585072517395},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4386388957500458},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.43387511372566223},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4260942041873932},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42510920763015747},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3342739939689636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30369025468826294},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15564021468162537},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14827516674995422}],"concepts":[{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.8737595081329346},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8206019997596741},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7735689878463745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7368515133857727},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5484382510185242},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4651649296283722},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4607585072517395},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4386388957500458},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.43387511372566223},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4260942041873932},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42510920763015747},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3342739939689636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30369025468826294},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15564021468162537},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14827516674995422},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2177095534","https://openalex.org/W4300809515"],"related_works":["https://openalex.org/W2156550631","https://openalex.org/W1974474301","https://openalex.org/W1563562883","https://openalex.org/W2185927297","https://openalex.org/W2376726667","https://openalex.org/W2155675690","https://openalex.org/W1571681534","https://openalex.org/W2030852227","https://openalex.org/W2129468521","https://openalex.org/W2391887037"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,15,23,32,58],"new":[4],"timing-driven":[5],"approach":[6,13],"to":[7,18],"the":[8,20,39],"FPGA":[9],"layout":[10],"synthesis.":[11],"The":[12,26],"uses":[14],"global":[16],"routing":[17,29,45],"assess":[19],"quality":[21],"of":[22,41],"(partial)":[24],"placement.":[25],"placement":[27],"and":[28,53],"algorithms":[30],"use":[31],"unified":[33],"nonlinear":[34],"cost":[35],"function":[36],"that":[37],"eliminates":[38],"effects":[40],"different":[42],"signal":[43],"net":[44],"orders":[46],"while":[47],"taking":[48],"into":[49],"account":[50],"both":[51],"area":[52],"delay":[54],"constraints":[55],"imposed":[56],"by":[57],"design.":[59]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}