{"id":"https://openalex.org/W1956042197","doi":"https://doi.org/10.1109/icecs.2002.1046259","title":"Application of adaptive circuit partitioning algorithm to reduction of interconnections length between elements of VLSI circuit","display_name":"Application of adaptive circuit partitioning algorithm to reduction of interconnections length between elements of VLSI circuit","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1956042197","doi":"https://doi.org/10.1109/icecs.2002.1046259","mag":"1956042197"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081969320","display_name":"Wladyslaw Szczesniak","orcid":null},"institutions":[{"id":"https://openalex.org/I40413290","display_name":"University of Gda\u0144sk","ror":"https://ror.org/011dv8m48","country_code":"PL","type":"education","lineage":["https://openalex.org/I40413290"]},{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]}],"countries":["PK","PL"],"is_corresponding":true,"raw_author_name":"W. Szczesniak","raw_affiliation_strings":["Faculty of Electronics, Telecommunications, and Informatics, Technical University of Gdansk, Gdansk, Poland","Fac. of Electron., Telecommun. & Informatics, Tech. Univ. Gdansk, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications, and Informatics, Technical University of Gdansk, Gdansk, Poland","institution_ids":["https://openalex.org/I40413290"]},{"raw_affiliation_string":"Fac. of Electron., Telecommun. & Informatics, Tech. Univ. Gdansk, Poland","institution_ids":["https://openalex.org/I1323252656"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5081969320"],"corresponding_institution_ids":["https://openalex.org/I1323252656","https://openalex.org/I40413290"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10104106,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"677","last_page":"680"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8655156493186951},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7476629018783569},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6445032954216003},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6087262630462646},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5769777894020081},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5047212839126587},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49214857816696167},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4338282644748688},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.430942565202713},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4230152368545532},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3470040559768677},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3292444944381714},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.265532523393631},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1848258376121521},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1385805904865265},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10479655861854553},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10423284769058228},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07978460192680359}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8655156493186951},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7476629018783569},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6445032954216003},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6087262630462646},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5769777894020081},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5047212839126587},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49214857816696167},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4338282644748688},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.430942565202713},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4230152368545532},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3470040559768677},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3292444944381714},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.265532523393631},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1848258376121521},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1385805904865265},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10479655861854553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10423284769058228},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07978460192680359},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1953976141","https://openalex.org/W1984283136","https://openalex.org/W2117409635","https://openalex.org/W2144321909","https://openalex.org/W2166444471","https://openalex.org/W2171811228"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W1703071360","https://openalex.org/W2744643496","https://openalex.org/W2375792528","https://openalex.org/W2031235560","https://openalex.org/W2036121598","https://openalex.org/W25631008","https://openalex.org/W2127198359"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,91],"new":[4],"adaptive":[5],"partitioning":[6,36,99],"algorithm":[7],"(APA)":[8],"for":[9,13,84],"circuit":[10,74,87],"partitioning,":[11],"used":[12],"the":[14,17,35,41,47,50,55,64,71,77,98,103,110,119],"reduction":[15,48],"of":[16,19,23,29,34,49,54,66,70,94,122],"length":[18,65],"interconnections":[20,67],"between":[21,68],"elements":[22,69],"VLSI":[24,124],"circuits.":[25,127],"The":[26,80],"main":[27],"aim":[28],"this":[30],"work":[31],"is":[32,115],"improvement":[33],"quality":[37],"obtained":[38],"(described":[39],"by":[40],"objective":[42,104],"function":[43,105],"f/sub":[44,106],"c/)":[45],"and":[46,75,125],"computational":[51,111],"time":[52,112],"(t)":[53],"elaborated":[56],"APA":[57],"algorithm.":[58],"These":[59],"criteria":[60],"result":[61],"in":[62,118],"decreasing":[63],"designed":[72],"integrated":[73],"reducing":[76,109],"design":[78,120],"time.":[79],"computations":[81],"carried":[82],"out":[83],"different":[85],"ISCAS'89":[86],"benchmarks":[88],"showed":[89],"that":[90],"proper":[92],"choice":[93],"parameters":[95],"considered":[96],"during":[97],"can":[100],"significantly":[101],"improve":[102],"c,/":[107],"while":[108],"t,":[113],"which":[114],"very":[116],"important":[117],"process":[121],"contemporary":[123],"GSI":[126]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}