{"id":"https://openalex.org/W1956768772","doi":"https://doi.org/10.1109/icecs.2002.1046255","title":"Threshold-logic-based design of compressors","display_name":"Threshold-logic-based design of compressors","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1956768772","doi":"https://doi.org/10.1109/icecs.2002.1046255","mag":"1956768772"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114376210","display_name":"J.M. Quintana","orcid":"https://orcid.org/0000-0003-1479-0050"},"institutions":[{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J.M. Quintana","raw_affiliation_strings":["Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I4210147934"]},{"raw_affiliation_string":"Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain","institution_ids":["https://openalex.org/I4210147934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031060766","display_name":"M.J. Avedillo","orcid":"https://orcid.org/0000-0002-8345-8441"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M.J. Avedillo","raw_affiliation_strings":["Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I4210147934"]},{"raw_affiliation_string":"Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain","institution_ids":["https://openalex.org/I4210147934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026574215","display_name":"Esther Rodriguez\u2013Villegas","orcid":"https://orcid.org/0000-0003-1957-2044"},"institutions":[{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Rodriguez-Villegas","raw_affiliation_strings":["Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I4210147934"]},{"raw_affiliation_string":"Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain","institution_ids":["https://openalex.org/I4210147934"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066990447","display_name":"A. Rueda","orcid":"https://orcid.org/0000-0003-4564-9359"},"institutions":[{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Rueda","raw_affiliation_strings":["Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Centro Nacional de Microelectr\u00f3nica, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I4210147934"]},{"raw_affiliation_string":"Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla, Spain","institution_ids":["https://openalex.org/I4210147934"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5114376210"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I4210147934"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10119304,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"661","last_page":"664"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.7724611163139343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6877450942993164},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5289463996887207},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5235949754714966},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5201071500778198},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46521711349487305},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4630674421787262},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45940864086151123},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4518619477748871},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4514831006526947},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4111081063747406},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41059863567352295},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3411787748336792},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23670455813407898},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1961682140827179},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1606076955795288}],"concepts":[{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.7724611163139343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6877450942993164},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5289463996887207},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5235949754714966},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5201071500778198},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46521711349487305},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4630674421787262},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45940864086151123},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4518619477748871},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4514831006526947},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4111081063747406},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41059863567352295},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3411787748336792},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23670455813407898},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1961682140827179},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1606076955795288},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1968766850","https://openalex.org/W2103490953","https://openalex.org/W2111140452","https://openalex.org/W2160142098"],"related_works":["https://openalex.org/W2746929098","https://openalex.org/W2386022279","https://openalex.org/W4296473373","https://openalex.org/W2108229542","https://openalex.org/W2769457990","https://openalex.org/W3148292035","https://openalex.org/W2542280163","https://openalex.org/W2362510906","https://openalex.org/W1966764473","https://openalex.org/W2059422871"],"abstract_inverted_index":{"The":[0],"design":[1,12,68],"of":[2,13,19,30,69],"efficient":[3],"compressor":[4],"circuits":[5],"is":[6],"a":[7],"key":[8],"problem":[9],"in":[10,62,75,92],"the":[11,17,60,63,89],"high-performance":[14],"applications":[15],"where":[16],"impact":[18],"carry":[20],"propagation":[21],"must":[22],"be":[23],"reduced":[24],"as":[25,27,40],"much":[26],"possible.":[28],"Examples":[29],"application":[31],"for":[32],"these":[33],"compressors":[34,57,71,87],"extend":[35],"from":[36],"arithmetic":[37],"units":[38],"such":[39,70,86],"parallel":[41],"multipliers":[42],"to":[43,58,99],"high-performance,":[44],"high-capacity":[45],"digital":[46],"neural":[47],"networks":[48],"(DNNs).":[49],"This":[50],"paper":[51],"proposes":[52],"new,":[53],"threshold":[54],"logic":[55],"based,":[56],"improve":[59],"delay":[61,93],"critical":[64],"signal":[65],"path.":[66],"Optimal":[67],"has":[72],"been":[73],"addressed":[74],"both":[76],"logical":[77],"and":[78,81,94],"electrical":[79],"directions":[80],"our":[82],"results":[83],"show":[84],"that":[85],"have":[88],"best":[90],"performance":[91],"power-delay":[95],"product":[96],"when":[97],"compared":[98],"conventional":[100],"implementations.":[101]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}