{"id":"https://openalex.org/W1852365714","doi":"https://doi.org/10.1109/icecs.2002.1046187","title":"A B-s complement continuous valued digit adder","display_name":"A B-s complement continuous valued digit adder","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1852365714","doi":"https://doi.org/10.1109/icecs.2002.1046187","mag":"1852365714"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008632880","display_name":"R.A. Aroca","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"R.A. Aroca","raw_affiliation_strings":["VLSI Research Group, University of Windsor, Windsor, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Ahmadi","raw_affiliation_strings":["VLSI Research Group, University of Windsor, Windsor, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086004026","display_name":"Reza Hashemian","orcid":"https://orcid.org/0000-0002-0028-7078"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"R. Hashemian","raw_affiliation_strings":["VLSI Research Group, University of Windsor, Windsor, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007393900","display_name":"G.A. Jullien","orcid":"https://orcid.org/0009-0009-0911-2926"},"institutions":[{"id":"https://openalex.org/I4210092646","display_name":"Calgary Laboratory Services","ror":"https://ror.org/00g6ztp19","country_code":"CA","type":"facility","lineage":["https://openalex.org/I126859394","https://openalex.org/I4210092646"]},{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G.A. Jullien","raw_affiliation_strings":["Dept. ECE, ATiPS Laboratory, Calgary, Alberta","VLSI Research Group, University of Windsor, Windsor, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. ECE, ATiPS Laboratory, Calgary, Alberta","institution_ids":["https://openalex.org/I4210092646"]},{"raw_affiliation_string":"VLSI Research Group, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056245742","display_name":"William C. Miller","orcid":"https://orcid.org/0000-0002-1934-7827"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"W.C. Miller","raw_affiliation_strings":["VLSI Research Group, University of Windsor, Windsor, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.10672679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"433","last_page":"436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8807591199874878},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.6941558718681335},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6002057194709778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5827732682228088},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.499070405960083},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46538203954696655},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4543154239654541},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3821558654308319},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3235637843608856},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1087498664855957},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09563541412353516},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08802658319473267},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08441817760467529},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.06971493363380432}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8807591199874878},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.6941558718681335},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6002057194709778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5827732682228088},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.499070405960083},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46538203954696655},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4543154239654541},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3821558654308319},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3235637843608856},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1087498664855957},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09563541412353516},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08802658319473267},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08441817760467529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.06971493363380432},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1519484178","https://openalex.org/W1850848246","https://openalex.org/W1953086352"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2015457513","https://openalex.org/W2300671402","https://openalex.org/W4312888585","https://openalex.org/W2015155483"],"abstract_inverted_index":{"This":[0,73],"paper":[1],"presents":[2],"the":[3,11,33,43,54,87,91,94,141,144],"first":[4],"VLSI":[5],"implementation":[6,155],"of":[7,30,89,93,143],"test":[8,55,75,101],"circuitry":[9],"for":[10,53],"continuous":[12,147],"valued":[13,148],"digits":[14,35],"number":[15,24],"system":[16,25],"(CVNS).":[17],"The":[18,100],"CVNS":[19,64,132],"is":[20,66,77],"a":[21,28,51,108,127],"recently":[22],"introduced":[23],"that":[26,134],"uses":[27],"set":[29],"analog":[31,71,114],"digits;":[32],"lower-order":[34],"being":[36],"used":[37],"only":[38],"to":[39,49,125,131,154],"correct":[40],"inaccuracies":[41],"in":[42,140],"higher":[44],"order":[45,48],"digits.":[46],"In":[47],"provide":[50],"vehicle":[52],"implementation,":[56],"an":[57,104,113],"8":[58,105],"bit,":[59],"radix":[60],"2,":[61],"B-s":[62],"complement":[63],"adder":[65],"designed":[67,79],"using":[68],"current":[69],"mode":[70],"circuitry.":[72,99],"initial":[74],"circuit":[76],"purposely":[78],"with":[80,86,121],"very":[81],"conservative":[82],"performance":[83],"parameters,":[84],"solely":[85],"aim":[88],"demonstrating":[90],"viability":[92],"representation":[95],"and":[96,112,151],"associated":[97],"arithmetic":[98],"structures":[102],"includes":[103],"bit":[106],"D/A,":[107],"modulo":[109],"operation":[110],"circuit,":[111],"correction":[115],"circuit.":[116],"These":[117],"blocks":[118],"are":[119],"combined":[120],"two":[122],"new":[123],"circuits":[124],"realize":[126],"novel":[128],"design":[129],"approach":[130],"addition":[133],"guarantees":[135],"more":[136],"than":[137],"sufficient":[138],"precision":[139],"generation":[142],"least":[145],"significant":[146],"digit":[149],"(CVD),":[150],"high":[152],"tolerance":[153],"error.":[156]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}