{"id":"https://openalex.org/W2150760318","doi":"https://doi.org/10.1109/icecs.2002.1045381","title":"Analog triangular-to-sine converter using lateral-pnp transistors in analogue pCMOS process","display_name":"Analog triangular-to-sine converter using lateral-pnp transistors in analogue pCMOS process","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2150760318","doi":"https://doi.org/10.1109/icecs.2002.1045381","mag":"2150760318"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1045381","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1045381","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108536494","display_name":"Carlos Alberto dos Reis Filho","orcid":null},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"C.A. dos Reis Filho","raw_affiliation_strings":["School of Electrical and Computer Engineering, State University of Campinas, Sao Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, State University of Campinas, Sao Paulo, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090330432","display_name":"Murilo Pilon Pessatti","orcid":"https://orcid.org/0000-0002-3992-7124"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M.P. Pessatti","raw_affiliation_strings":["School of Electrical and Computer Engineering, State University of Campinas, Sao Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, State University of Campinas, Sao Paulo, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035630538","display_name":"Jo\u00e3o Paulo Cerquinho Cajueiro","orcid":null},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"J.P.C. Cajueiro","raw_affiliation_strings":["School of Electrical and Computer Engineering, State University of Campinas, Sao Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, State University of Campinas, Sao Paulo, Brazil","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108536494"],"corresponding_institution_ids":["https://openalex.org/I181391015"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.19035674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"128","issue":null,"first_page":"253","last_page":"256"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sine","display_name":"Sine","score":0.7016050815582275},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6035996675491333},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.587527871131897},{"id":"https://openalex.org/keywords/tangent","display_name":"Tangent","score":0.4707774817943573},{"id":"https://openalex.org/keywords/sine-wave","display_name":"Sine wave","score":0.45770785212516785},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4469972550868988},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3918417692184448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.376108318567276},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.36942416429519653},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3141738474369049},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24822884798049927},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16103094816207886}],"concepts":[{"id":"https://openalex.org/C186661526","wikidata":"https://www.wikidata.org/wiki/Q13647261","display_name":"Sine","level":2,"score":0.7016050815582275},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6035996675491333},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.587527871131897},{"id":"https://openalex.org/C138187205","wikidata":"https://www.wikidata.org/wiki/Q131251","display_name":"Tangent","level":2,"score":0.4707774817943573},{"id":"https://openalex.org/C66907618","wikidata":"https://www.wikidata.org/wiki/Q207527","display_name":"Sine wave","level":3,"score":0.45770785212516785},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4469972550868988},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3918417692184448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.376108318567276},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.36942416429519653},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3141738474369049},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24822884798049927},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16103094816207886},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1045381","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1045381","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1506545258","https://openalex.org/W1981099962","https://openalex.org/W1984016024","https://openalex.org/W2042322767","https://openalex.org/W2051493063","https://openalex.org/W2066122108"],"related_works":["https://openalex.org/W2886467464","https://openalex.org/W2379854577","https://openalex.org/W2331995355","https://openalex.org/W2362063739","https://openalex.org/W2351293857","https://openalex.org/W2424761688","https://openalex.org/W2487672730","https://openalex.org/W2409813437","https://openalex.org/W1997184869","https://openalex.org/W2797853572"],"abstract_inverted_index":{"This":[0],"paper":[1],"focuses":[2],"on":[3,15],"the":[4,16,28,36,41,45,48,60,64,72,87,98,104],"development":[5],"of":[6,47,63,86],"a":[7,31],"monolithic":[8],"analog":[9],"triangular-to-sine":[10],"converter":[11],"that":[12,20,30,97],"is":[13,44,76,111],"based":[14],"same":[17],"technique":[18],"as":[19],"devised":[21],"by":[22],"Barrie":[23],"Gilbert":[24],"[1977],":[25],"which":[26],"exploits":[27],"fact":[29],"hyperbolic-tangent":[32],"series":[33],"converges":[34],"to":[35,59,107],"sine.":[37],"The":[38],"novelty":[39],"in":[40,51,90],"described":[42],"circuit":[43,74,88],"implementation":[46,75],"sine":[49,102],"shaper":[50],"CMOS":[52,94],"process":[53],"using":[54],"lateral-pnp":[55,66],"bipolar":[56],"transistors.":[57],"Due":[58],"excellent":[61],"performance":[62],"used":[65],"transistors":[67],"at":[68],"low":[69],"current":[70],"levels,":[71],"elected":[73],"mostly":[77],"appropriate":[78],"for":[79],"low-power":[80],"operation.":[81],"Experimental":[82],"results":[83],"from":[84,100],"prototypes":[85],"fabricated":[89],"0.6":[91],"/spl":[92,108],"mu/m":[93],"have":[95],"shown":[96],"deviation":[99],"ideal":[101],"over":[103],"-/spl":[105],"pi//2":[106,109],"range":[110],"less":[112],"than":[113],"0.5%.":[114]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}