{"id":"https://openalex.org/W1960826745","doi":"https://doi.org/10.1109/icecs.2002.1045319","title":"Statistical analysis of the resolution in a current-mode ADC","display_name":"Statistical analysis of the resolution in a current-mode ADC","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1960826745","doi":"https://doi.org/10.1109/icecs.2002.1045319","mag":"1960826745"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1045319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1045319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043263679","display_name":"Gianluca Giustolisi","orcid":"https://orcid.org/0000-0002-2181-2169"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Giustolisi","raw_affiliation_strings":["DEES, Universit\u00e0 di Catania, Catania, Italy","DEES, Catania Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEES, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DEES, Catania Univ., Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Palumbo","raw_affiliation_strings":["DEES, Universit\u00e0 di Catania, Catania, Italy","DEES, Catania Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEES, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DEES, Catania Univ., Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pennisi","raw_affiliation_strings":["DEES, Universit\u00e0 di Catania, Catania, Italy","DEES, Catania Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEES, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DEES, Catania Univ., Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.6290554404258728},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5668345093727112},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5433722734451294},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5213260054588318},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.5143734216690063},{"id":"https://openalex.org/keywords/ideal","display_name":"Ideal (ethics)","score":0.4906214773654938},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.45598936080932617},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4407764673233032},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.43830686807632446},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.436886191368103},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3355504870414734},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19457921385765076},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19361445307731628},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.1628188192844391},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09767606854438782}],"concepts":[{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.6290554404258728},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5668345093727112},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5433722734451294},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5213260054588318},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.5143734216690063},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.4906214773654938},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.45598936080932617},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4407764673233032},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.43830686807632446},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.436886191368103},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3355504870414734},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19457921385765076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19361445307731628},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.1628188192844391},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09767606854438782},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1045319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1045319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1667165204","https://openalex.org/W1969423740","https://openalex.org/W1975473811","https://openalex.org/W2003684768","https://openalex.org/W2068076535","https://openalex.org/W2140823559"],"related_works":["https://openalex.org/W2805845672","https://openalex.org/W2008952700","https://openalex.org/W2593068112","https://openalex.org/W4387941295","https://openalex.org/W2054018984","https://openalex.org/W3128305238","https://openalex.org/W4386387962","https://openalex.org/W1973565915","https://openalex.org/W2739351926","https://openalex.org/W2897882318"],"abstract_inverted_index":{"Theoretical":[0],"analysis":[1],"of":[2,5,19],"the":[3,33],"resolution":[4],"a":[6,35,41],"current-mode":[7],"algorithmic":[8],"analog-to-digital":[9],"converter":[10],"is":[11],"presented":[12],"in":[13,40,52],"this":[14],"paper.":[15],"The":[16],"non-ideal":[17],"effects":[18],"current":[20],"mirrors":[21],"due":[22],"to":[23,50],"process":[24],"tolerances":[25],"have":[26],"been":[27],"taken":[28],"into":[29],"account.":[30],"To":[31],"support":[32],"analysis,":[34],"4-bit":[36],"ADC":[37],"was":[38],"realized":[39],"0.35-/spl":[42],"mu/m":[43],"CMOS":[44],"technology.":[45],"Simulation":[46],"results":[47],"were":[48],"found":[49],"be":[51],"excellent":[53],"agreement":[54],"with":[55],"theoretical":[56],"derivations.":[57]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}