{"id":"https://openalex.org/W1562996241","doi":"https://doi.org/10.1109/icecs.2001.957650","title":"Demonstration of speed enhancements on an industrial circuit through application of non-zero clock skew scheduling","display_name":"Demonstration of speed enhancements on an industrial circuit through application of non-zero clock skew scheduling","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W1562996241","doi":"https://doi.org/10.1109/icecs.2001.957650","mag":"1562996241"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2001.957650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2001.957650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050757937","display_name":"Dimitrios Velenis","orcid":"https://orcid.org/0000-0001-7947-8098"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Velenis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032332977","display_name":"K.T. Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.T. Tang","raw_affiliation_strings":["San Jose, Broadcom Corporation, CA, USA"],"affiliations":[{"raw_affiliation_string":"San Jose, Broadcom Corporation, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070703425","display_name":"Ivan S. Kourtev","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I.S. Kourtev","raw_affiliation_strings":["Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048579433","display_name":"V. Adler","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Adler","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051971459","display_name":"Franklin Baez","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Baez","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5050757937"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.344,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.54577731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1021","last_page":"1025"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8005574345588684},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.767878532409668},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7527077198028564},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6936867237091064},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6899129152297974},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5574907660484314},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5540909171104431},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5101178288459778},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5096540451049805},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.45318883657455444},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3835556209087372},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38170427083969116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3755505681037903},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.36270374059677124},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3570725917816162},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3276878595352173},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.24300697445869446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1478303074836731},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11041802167892456}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8005574345588684},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.767878532409668},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7527077198028564},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6936867237091064},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6899129152297974},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5574907660484314},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5540909171104431},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5101178288459778},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5096540451049805},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.45318883657455444},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3835556209087372},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38170427083969116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3755505681037903},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.36270374059677124},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3570725917816162},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3276878595352173},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.24300697445869446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1478303074836731},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11041802167892456},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2001.957650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2001.957650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.1058","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.1058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.rochester.edu:8080/users/friedman/papers/ICECS_01_Clockscheduling.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1502296014","https://openalex.org/W1564063853","https://openalex.org/W1578824783","https://openalex.org/W1875554762","https://openalex.org/W1949438111","https://openalex.org/W1985555435","https://openalex.org/W2011778848","https://openalex.org/W2055203747","https://openalex.org/W2056496431","https://openalex.org/W2093660707","https://openalex.org/W2122219454","https://openalex.org/W2127892766","https://openalex.org/W2128967676","https://openalex.org/W2136768070","https://openalex.org/W2173972090","https://openalex.org/W4235168608","https://openalex.org/W4247089581","https://openalex.org/W6837078826"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W4247089581","https://openalex.org/W2040807843","https://openalex.org/W3006003651","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2148462217","https://openalex.org/W2107880456","https://openalex.org/W2617666058"],"abstract_inverted_index":{"A":[0,55],"demonstration":[1],"of":[2,5,15,45,89,98,107],"the":[3,12,41,46,73,96],"application":[4,97],"non-zero":[6,31,60,99],"clock":[7,32,61,75,80,100],"skew":[8,33,62,101],"scheduling":[9,34,63,102],"to":[10,91],"enhance":[11],"speed":[13,53],"characteristics":[14],"several":[16],"functional":[17,105],"unit":[18],"blocks":[19,106],"in":[20,103],"a":[21,51,59,69],"high":[22,52,110],"performance":[23,38,111],"processor":[24],"is":[25,28,65],"presented.":[26],"It":[27],"shown":[29],"that":[30,71],"can":[35],"improve":[36],"circuit":[37],"while":[39],"relaxing":[40],"strict":[42],"timing":[43],"constraints":[44],"critical":[47],"data":[48],"paths":[49],"within":[50],"system.":[54],"software":[56],"tool":[57],"implementing":[58],"algorithm":[64],"described":[66],"together":[67],"with":[68],"methodology":[70],"generates":[72],"required":[74],"signal":[76],"delays":[77],"by":[78],"replacing":[79],"buffers":[81],"from":[82],"predesigned":[83],"cell":[84],"libraries.":[85],"Timing":[86],"margin":[87],"improvements":[88],"up":[90],"18%":[92],"are":[93],"achieved":[94],"through":[95],"certain":[104],"an":[108],"industrial":[109],"microprocessor.":[112]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}