{"id":"https://openalex.org/W1879580895","doi":"https://doi.org/10.1109/icecs.2000.913018","title":"A 1.4 GHz/2.7 V programmable frequency divider for DRRS standard in 0.6 \u03bcm CMOS process","display_name":"A 1.4 GHz/2.7 V programmable frequency divider for DRRS standard in 0.6 \u03bcm CMOS process","publication_year":2002,"publication_date":"2002-11-11","ids":{"openalex":"https://openalex.org/W1879580895","doi":"https://doi.org/10.1109/icecs.2000.913018","mag":"1879580895"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2000.913018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2000.913018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101721720","display_name":"Hamid Reza Zarei","orcid":"https://orcid.org/0000-0001-9391-1580"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"H. Zarei","raw_affiliation_strings":["ECE Depatrment, University of Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"ECE Depatrment, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089492140","display_name":"O. Shoaei","orcid":"https://orcid.org/0000-0002-8280-1834"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"O. Shoaei","raw_affiliation_strings":["ECE Depatrment, University of Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"ECE Depatrment, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109108677","display_name":"S.M. Fakhraie","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S.M. Fakhraie","raw_affiliation_strings":["ECE Depatrment, University of Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"ECE Depatrment, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058085489","display_name":"M. Zakeri","orcid":"https://orcid.org/0000-0002-5809-0980"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.M. Zakeri","raw_affiliation_strings":["Iran Electronics Industries, Iran"],"affiliations":[{"raw_affiliation_string":"Iran Electronics Industries, Iran","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101721720"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.08866527,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"887","last_page":"890"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.844120979309082},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.82841956615448},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6910139322280884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5205612778663635},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.45416292548179626},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43966934084892273},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4380941689014435},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.42178183794021606},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42157161235809326},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.4161171317100525},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.41608700156211853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4091624617576599},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36337393522262573},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3609229624271393},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2991461753845215},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.25702500343322754},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.237482488155365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18988126516342163},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1777050793170929}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.844120979309082},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.82841956615448},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6910139322280884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5205612778663635},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.45416292548179626},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43966934084892273},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4380941689014435},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.42178183794021606},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42157161235809326},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.4161171317100525},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.41608700156211853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4091624617576599},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36337393522262573},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3609229624271393},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2991461753845215},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.25702500343322754},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.237482488155365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18988126516342163},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1777050793170929}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2000.913018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2000.913018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1851490433","https://openalex.org/W2129964276","https://openalex.org/W2171528701"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W1904803855","https://openalex.org/W3117015220","https://openalex.org/W2376859467","https://openalex.org/W3022525969","https://openalex.org/W4389045693","https://openalex.org/W133576369","https://openalex.org/W1511802890","https://openalex.org/W2387290856"],"abstract_inverted_index":{"A":[0],"1.4":[1,85],"GHz":[2,86],"programmable":[3,62],"divider,":[4],"whose":[5],"modulus":[6],"can":[7],"be":[8],"varied":[9],"from":[10],"16":[11],"to":[12],"31":[13],"is":[14,31,53],"presented":[15],"with":[16,55,75],"improved":[17],"timing":[18],"of":[19,38,42],"multi-modulus":[20],"divider":[21,63],"structure":[22],"and":[23,84],"high-speed":[24,47],"low-voltage":[25],"embedded":[26],"logic":[27,59],"D-flip":[28],"flop.":[29],"Programmability":[30],"achieved":[32],"by":[33],"gating":[34],"the":[35,39,43,49],"feedback":[36],"signal":[37],"first":[40,50],"latch":[41],"divide-by-2":[44],"blocks.":[45],"For":[46],"operation,":[48],"control":[51],"stage,":[52],"implemented":[54],"a":[56,68],"simple":[57],"pseudo-NMOS":[58],"gate.":[60],"The":[61],"has":[64],"been":[65],"simulated":[66],"in":[67],"0.6":[69],"/spl":[70],"mu/m":[71],"digital":[72],"CMOS":[73],"technology":[74],"13":[76],"mW":[77],"consumption":[78],"at":[79],"2.7":[80],"V":[81],"power":[82],"supply":[83],"maximum":[87],"frequency.":[88]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}