{"id":"https://openalex.org/W4415136532","doi":"https://doi.org/10.1109/icecet63943.2025.11472447","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","display_name":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","publication_year":2025,"publication_date":"2025-07-03","ids":{"openalex":"https://openalex.org/W4415136532","doi":"https://doi.org/10.1109/icecet63943.2025.11472447"},"language":"en","primary_location":{"id":"doi:10.1109/icecet63943.2025.11472447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecet63943.2025.11472447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 5th International Conference on Electrical, Computer and Energy Technologies (ICECET)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2506.03556","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Wang WeiQuan","orcid":null},"institutions":[{"id":"https://openalex.org/I169016828","display_name":"Shimane University","ror":"https://ror.org/01jaaym28","country_code":"JP","type":"education","lineage":["https://openalex.org/I169016828"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Wang WeiQuan","raw_affiliation_strings":["Shimane University,Interdisciplinary Faculty of Science and Engineering,Matsue,Japan"],"affiliations":[{"raw_affiliation_string":"Shimane University,Interdisciplinary Faculty of Science and Engineering,Matsue,Japan","institution_ids":["https://openalex.org/I169016828"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091204050","display_name":"Riaz-ul-haque Mian","orcid":"https://orcid.org/0000-0001-6550-5753"},"institutions":[{"id":"https://openalex.org/I169016828","display_name":"Shimane University","ror":"https://ror.org/01jaaym28","country_code":"JP","type":"education","lineage":["https://openalex.org/I169016828"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Riaz-Ul-Haque Mian","raw_affiliation_strings":["Shimane University,Interdisciplinary Faculty of Science and Engineering,Matsue,Japan"],"affiliations":[{"raw_affiliation_string":"Shimane University,Interdisciplinary Faculty of Science and Engineering,Matsue,Japan","institution_ids":["https://openalex.org/I169016828"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169016828"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27462421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.621999979019165},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6068000197410583},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4799000024795532},{"id":"https://openalex.org/keywords/gaussian-process","display_name":"Gaussian process","score":0.45500001311302185},{"id":"https://openalex.org/keywords/stratified-sampling","display_name":"Stratified sampling","score":0.42480000853538513},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.3873000144958496},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.36239999532699585},{"id":"https://openalex.org/keywords/optical-proximity-correction","display_name":"Optical proximity correction","score":0.3619999885559082},{"id":"https://openalex.org/keywords/regression-analysis","display_name":"Regression analysis","score":0.3296000063419342}],"concepts":[{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.621999979019165},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6068000197410583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5303000211715698},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.48159998655319214},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4799000024795532},{"id":"https://openalex.org/C61326573","wikidata":"https://www.wikidata.org/wiki/Q1496376","display_name":"Gaussian process","level":3,"score":0.45500001311302185},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4255000054836273},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4251999855041504},{"id":"https://openalex.org/C49898467","wikidata":"https://www.wikidata.org/wiki/Q1517706","display_name":"Stratified sampling","level":2,"score":0.42480000853538513},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.3873000144958496},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.36239999532699585},{"id":"https://openalex.org/C78371743","wikidata":"https://www.wikidata.org/wiki/Q1672829","display_name":"Optical proximity correction","level":3,"score":0.3619999885559082},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.33219999074935913},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.3296000063419342},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.3280999958515167},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.3264999985694885},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.32330000400543213},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.3149999976158142},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.30889999866485596},{"id":"https://openalex.org/C83546350","wikidata":"https://www.wikidata.org/wiki/Q1139051","display_name":"Regression","level":2,"score":0.30559998750686646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2924000024795532},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.2903999984264374},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.28790000081062317},{"id":"https://openalex.org/C81692654","wikidata":"https://www.wikidata.org/wiki/Q225926","display_name":"Kriging","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C87007009","wikidata":"https://www.wikidata.org/wiki/Q210832","display_name":"Statistical hypothesis testing","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C48921125","wikidata":"https://www.wikidata.org/wiki/Q10861030","display_name":"Linear regression","level":2,"score":0.2685999870300293},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.26809999346733093},{"id":"https://openalex.org/C21621910","wikidata":"https://www.wikidata.org/wiki/Q756254","display_name":"Beta distribution","level":2,"score":0.262800008058548},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25519999861717224},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.25380000472068787},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.25270000100135803}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icecet63943.2025.11472447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecet63943.2025.11472447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 5th International Conference on Electrical, Computer and Energy Technologies (ICECET)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2506.03556","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2506.03556","pdf_url":"https://arxiv.org/pdf/2506.03556","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2506.03556","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2506.03556","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2506.03556","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2506.03556","pdf_url":"https://arxiv.org/pdf/2506.03556","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4415136532.pdf","grobid_xml":"https://content.openalex.org/works/W4415136532.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"In":[0],"semiconductor":[1],"manufacturing,":[2],"testing":[3],"costs":[4],"re-main":[5],"significantly":[6],"high,":[7],"especially":[8],"during":[9,135],"wafer":[10,110,186],"and":[11,36,71,89,111,169,227,239],"FPGA":[12,112],"testing.":[13],"To":[14,40],"reduce":[15],"the":[16,53,101,116,123,147,157,174,196,212],"number":[17],"of":[18,56,103,118,143],"required":[19],"tests":[20,70],"while":[21,230],"maintaining":[22],"predictive":[23,217],"accuracy,":[24],"this":[25,45,204],"study":[26,46,78],"investigates":[27],"three":[28],"baseline":[29],"sampling":[30,54,223,235],"strategies:":[31,82],"Random":[32],"Sampling,":[33,35],"Stratified":[34,83],"k-means":[37,90,222],"Clustering":[38],"Sampling.":[39],"further":[41],"enhance":[42,216],"these":[43],"methods,":[44],"proposes":[47],"a":[48,139,183],"novel":[49],"algorithm":[50],"that":[51,177,189,211],"improves":[52,220,232],"quality":[55],"each":[57],"approach.":[58],"This":[59,77],"research":[60],"is":[61,98,122],"conducted":[62,155],"using":[63],"real":[64],"industrial":[65],"production":[66],"data":[67,145],"from":[68,74],"wafer-level":[69],"silicon":[72],"measurements":[73],"various":[75],"FPGAs.":[76],"introduces":[79],"two":[80],"hybrid":[81],"with":[84,91],"Short":[85,92,124],"Distance":[86,93,125],"Elimination":[87,94,126],"(S-SDE)":[88],"(K-SDE).":[95],"Their":[96],"performance":[97],"evaluated":[99],"within":[100],"framework":[102],"Gaussian":[104],"Process":[105],"Regression":[106],"(GPR)":[107],"for":[108],"predicting":[109],"test":[113],"data.":[114],"At":[115],"core":[117],"our":[119],"proposed":[120,213],"approach":[121],"(SDE)":[127],"algorithm,":[128],"which":[129],"excludes":[130],"spatially":[131],"proximate":[132],"candidate":[133],"points":[134],"sampling,":[136],"thereby":[137],"ensuring":[138],"more":[140],"uniform":[141],"distribution":[142],"training":[144],"across":[146],"physical":[148],"domain":[149],"[1].":[150],"A":[151],"parameter":[152,205],"sweep":[153],"was":[154],"over":[156],"(\u03b1,":[158,190],"\u03b2)":[159,191],"thresholds\u2014where":[160],"\u03b1,":[161],"\u03b2":[162],"\u2208":[163],"{0,":[164],"1,":[165],"2,":[166],"3,":[167],"4}":[168],"not":[170],"both":[171],"zero\u2014to":[172],"identify":[173],"optimal":[175],"combination":[176],"minimizes":[178],"RMSD.":[179,198],"Experimental":[180],"results":[181,209],"on":[182],"randomly":[184],"selected":[185],"file":[187],"reveal":[188],"=":[192],"(2,":[193],"2)":[194],"yields":[195],"lowest":[197],"Accordingly,":[199],"all":[200],"subsequent":[201],"experiments":[202],"adopt":[203],"configuration.":[206],"The":[207],"experimental":[208],"demonstrate":[210],"SDE-based":[214],"strategies":[215],"accuracy:":[218],"K-SDE":[219],"upon":[221,233],"by":[224,236],"16.26%":[225],"(wafer)":[226,238],"13.07%":[228],"(FPGA),":[229],"S-SDE":[231],"stratified":[234],"16.49%":[237],"8.84%":[240],"(FPGA).":[241]},"counts_by_year":[],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-14T00:00:00"}