{"id":"https://openalex.org/W7152504557","doi":"https://doi.org/10.1109/icecet63943.2025.11472338","title":"On Chip Transmission Line Models in 65nm CMOS Technology with Multilevel Metallization Process","display_name":"On Chip Transmission Line Models in 65nm CMOS Technology with Multilevel Metallization Process","publication_year":2025,"publication_date":"2025-07-03","ids":{"openalex":"https://openalex.org/W7152504557","doi":"https://doi.org/10.1109/icecet63943.2025.11472338"},"language":null,"primary_location":{"id":"doi:10.1109/icecet63943.2025.11472338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecet63943.2025.11472338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 5th International Conference on Electrical, Computer and Energy Technologies (ICECET)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064143027","display_name":"R Arthi.","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Arthi R","raw_affiliation_strings":["Indian Institute of Technology, Madras,Electrical Engineering,Chennai,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Madras,Electrical Engineering,Chennai,India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129462669","display_name":"Christopher S","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Christopher S","raw_affiliation_strings":["Indian Institute of Technology, Madras,Electrical Engineering,Chennai,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Madras,Electrical Engineering,Chennai,India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5133265457","display_name":"R. David Koilpillai","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. David Koilpillai","raw_affiliation_strings":["Indian Institute of Technology, Madras,Electrical Engineering,Chennai,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Madras,Electrical Engineering,Chennai,India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064143027"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.5200966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.35350000858306885,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.35350000858306885,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.09740000218153,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.08579999953508377,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5537999868392944},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5081999897956848},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4081999957561493},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.387800008058548},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.33660000562667847},{"id":"https://openalex.org/keywords/electric-power-transmission","display_name":"Electric power transmission","score":0.30239999294281006}],"concepts":[{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5537999868392944},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5081999897956848},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5073000192642212},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4174000024795532},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4081999957561493},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.387800008058548},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.357699990272522},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3368000090122223},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.33660000562667847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3098999857902527},{"id":"https://openalex.org/C140311924","wikidata":"https://www.wikidata.org/wiki/Q200928","display_name":"Electric power transmission","level":2,"score":0.30239999294281006},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.30000001192092896},{"id":"https://openalex.org/C2987875673","wikidata":"https://www.wikidata.org/wiki/Q187939","display_name":"Manufacturing process","level":2,"score":0.2930000126361847},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2863999903202057},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.28060001134872437},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27239999175071716},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.2694000005722046}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecet63943.2025.11472338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecet63943.2025.11472338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 5th International Conference on Electrical, Computer and Energy Technologies (ICECET)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1609427794","https://openalex.org/W1682746469","https://openalex.org/W1993757614","https://openalex.org/W2057745481","https://openalex.org/W2091158715","https://openalex.org/W2092601355","https://openalex.org/W2094805003","https://openalex.org/W2135224560","https://openalex.org/W2291630642","https://openalex.org/W2967582502","https://openalex.org/W2977359593","https://openalex.org/W3036679375","https://openalex.org/W4200087886","https://openalex.org/W4236419146","https://openalex.org/W4308273881","https://openalex.org/W4385062690"],"related_works":[],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"two":[3],"on-chip":[4],"compact":[5],"transmission":[6,32,52],"lines":[7,33],"(TLs)":[8],"based":[9],"on":[10],"the":[11,21,51,61,71,84,97,109,118,122,143],"coplanar":[12,98,144],"waveguide":[13],"(CPW)":[14],"and":[15,41,108],"microstrip":[16,110],"designs":[17],"are":[18,34,147],"proposed":[19],"for":[20],"65nm":[22],"Complementary":[23],"Metal-Oxide-Semiconductor":[24],"(CMOS)":[25],"technology":[26],"with":[27,133,150],"multilevel":[28],"metallization":[29],"process.":[30],"These":[31],"analyzed":[35],"using":[36,56],"High-Frequency":[37],"Structure":[38],"Simulator":[39],"(HFSS)":[40],"3D":[42],"electromagnetic":[43],"(EM)":[44],"full":[45],"wave":[46],"simulator.":[47],"The":[48,66],"performance":[49,78],"of":[50,63,79,86,95,105,153],"line":[53],"is":[54],"improved":[55],"air":[57],"gap-based":[58],"structures":[59],"within":[60],"constraints":[62],"fabrication":[64],"techniques.":[65],"study":[67],"establishes":[68],"that":[69,125],"both":[70,129],"TL":[72,100,112],"models":[73],"exhibit":[74],"comparable":[75],"insertion":[76],"loss":[77],"<":[80,136],"1.58":[81],"dB/mm":[82],"over":[83,117],"band":[85],"80GHz.":[87],"However,":[88],"when":[89],"matched":[90],"to":[91],"a":[92,102],"characteristic":[93],"impedance":[94],"50\u03a9,":[96],"waveguide-based":[99,145],"demonstrates":[101],"reflection":[103,134],"coefficient":[104],"about":[106,115],"-30dB":[107],"line-based":[111],"gives":[113],"only":[114],"-16dB":[116],"80GHz":[119],"band.":[120],"Furthermore,":[121],"analysis":[123],"indicates":[124],"at":[126,140],"lower":[127],"frequencies,":[128,142],"TLs":[130,146],"perform":[131],"adequately":[132],"coefficients":[135],"-25":[137],"dB,":[138],"but":[139],"higher":[141],"best":[148],"suited,":[149],"small":[151],"penalty":[152],"increased":[154],"area.":[155]},"counts_by_year":[],"updated_date":"2026-04-11T06:13:24.991567","created_date":"2026-04-10T00:00:00"}