{"id":"https://openalex.org/W2282415642","doi":"https://doi.org/10.1109/iceac.2015.7352172","title":"Review of NoC-based FPGAs architectures","display_name":"Review of NoC-based FPGAs architectures","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W2282415642","doi":"https://doi.org/10.1109/iceac.2015.7352172","mag":"2282415642"},"language":"en","primary_location":{"id":"doi:10.1109/iceac.2015.7352172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceac.2015.7352172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"5th International Conference on Energy Aware Computing Systems & Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074543163","display_name":"Alaa Salaheldin","orcid":"https://orcid.org/0000-0002-6812-7775"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Alaa Salaheldin","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101293856","display_name":"Karim Abdallah","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Karim Abdallah","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068948771","display_name":"Noha Gamal","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Noha Gamal","raw_affiliation_strings":["Cairo University, Giza, EG"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cairo University, Giza, EG","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063929219","display_name":"Hassan Mostafa","orcid":"https://orcid.org/0000-0003-0043-5007"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hassan Mostafa","raw_affiliation_strings":["Cairo University, Giza, EG"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cairo University, Giza, EG","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145487455"],"apc_list":null,"apc_paid":null,"fwci":1.0589,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.75993371,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7738064527511597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7635210752487183},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.729084849357605},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6771277785301208},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.609510064125061},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5824613571166992},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5557973980903625},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5272416472434998},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44157400727272034},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4386797547340393},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4219202399253845},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4216262698173523},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3668304979801178},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29239320755004883},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1600482165813446}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7738064527511597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7635210752487183},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.729084849357605},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6771277785301208},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.609510064125061},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5824613571166992},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5557973980903625},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5272416472434998},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44157400727272034},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4386797547340393},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4219202399253845},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4216262698173523},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3668304979801178},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29239320755004883},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1600482165813446},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceac.2015.7352172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceac.2015.7352172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"5th International Conference on Energy Aware Computing Systems & Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310120","display_name":"National Telecommunication Regulatory Authority","ror":"https://ror.org/007mwgz28"},{"id":"https://openalex.org/F4320326598","display_name":"Zewail City of Science and Technology","ror":"https://ror.org/04w5f4y88"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1976878754","https://openalex.org/W2082295213","https://openalex.org/W2153818151","https://openalex.org/W2157985422"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2147419146","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W2054281082","https://openalex.org/W2135636985","https://openalex.org/W4230458348","https://openalex.org/W2197466303"],"abstract_inverted_index":{"Nowadays,":[0],"FPGAs":[1],"serve":[2],"as":[3],"Fields":[4],"Programmable":[5],"Systems":[6],"on":[7,32,34,61,97,114],"Chip":[8,35],"(FPSoC)":[9],"and":[10,49,66,94,105],"are":[11,38],"widely":[12],"used":[13,40],"to":[14,41,79,107],"implement":[15],"computationally":[16],"intensive":[17],"world":[18],"applications.":[19],"As":[20],"the":[21,28,43,81,85,98,110],"number":[22,86],"of":[23,45,76,83,87],"components":[24],"in":[25],"FPSoCs":[26],"increases,":[27],"interconnect":[29,51],"schemes":[30],"based":[31,48,60,113],"Network":[33],"(NoC)":[36],"approach":[37],"increasingly":[39],"overcome":[42],"problems":[44],"traditional":[46],"bus":[47],"point-to-point":[50],"scheme.":[52],"In":[53],"this":[54],"paper,":[55],"we":[56],"review":[57],"several":[58],"designs":[59],"their":[62],"contributions,":[63],"architectures,":[64],"implementations":[65],"future":[67],"works.":[68],"We":[69],"also":[70],"made":[71],"our":[72],"comparison":[73],"between":[74],"three":[75],"these":[77],"routes":[78],"analyze":[80],"effect":[82],"varying":[84],"Virtual":[88],"Channels":[89],"(VCs),":[90],"flit":[91],"data":[92],"width":[93],"buffer":[95],"depth":[96],"operating":[99],"frequency,":[100],"Logic":[101],"Look-Up":[102],"Tables":[103],"(LUTs)":[104],"registers":[106],"help":[108],"choosing":[109],"appropriate":[111],"NoC":[112],"system":[115],"requirements.":[116]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}