{"id":"https://openalex.org/W2271970841","doi":"https://doi.org/10.1109/iceac.2015.7352166","title":"Comparative power-delay performance analysis of threshold logic technologies","display_name":"Comparative power-delay performance analysis of threshold logic technologies","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W2271970841","doi":"https://doi.org/10.1109/iceac.2015.7352166","mag":"2271970841"},"language":"en","primary_location":{"id":"doi:10.1109/iceac.2015.7352166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceac.2015.7352166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"5th International Conference on Energy Aware Computing Systems & Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078535844","display_name":"Furkan Ercan","orcid":"https://orcid.org/0000-0003-0599-1766"},"institutions":[{"id":"https://openalex.org/I201799495","display_name":"Middle East Technical University","ror":"https://ror.org/014weej12","country_code":"TR","type":"education","lineage":["https://openalex.org/I201799495"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Furkan Ercan","raw_affiliation_strings":["Sustainable Environment and Energy Systems, Middle East Technical University Northern Cyprus Campus, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sustainable Environment and Energy Systems, Middle East Technical University Northern Cyprus Campus, Turkey","institution_ids":["https://openalex.org/I201799495"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055415632","display_name":"Ali Muhtaro\u011flu","orcid":"https://orcid.org/0000-0001-8986-2587"},"institutions":[{"id":"https://openalex.org/I201799495","display_name":"Middle East Technical University","ror":"https://ror.org/014weej12","country_code":"TR","type":"education","lineage":["https://openalex.org/I201799495"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ali Muhtaroglu","raw_affiliation_strings":["Dept. of Electrical and Electronics Engineering, Middle East Technical University Northern Cyprus Campus, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronics Engineering, Middle East Technical University Northern Cyprus Campus, Turkey","institution_ids":["https://openalex.org/I201799495"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201799495"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12460497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7784732580184937},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6614314317703247},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6565950512886047},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.642722487449646},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6215696334838867},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6138201951980591},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5773159265518188},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.56375652551651},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5567933320999146},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5179466605186462},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.4958408772945404},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.49045607447624207},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.45110997557640076},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.44796067476272583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38282981514930725},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3818042278289795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2558659017086029},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1019355058670044}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7784732580184937},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6614314317703247},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6565950512886047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.642722487449646},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6215696334838867},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6138201951980591},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5773159265518188},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.56375652551651},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5567933320999146},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5179466605186462},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.4958408772945404},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.49045607447624207},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.45110997557640076},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.44796067476272583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38282981514930725},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3818042278289795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2558659017086029},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1019355058670044}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iceac.2015.7352166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceac.2015.7352166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"5th International Conference on Energy Aware Computing Systems & Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:open.metu.edu.tr:11511/65754","is_oa":false,"landing_page_url":"https://hdl.handle.net/11511/65754","pdf_url":null,"source":{"id":"https://openalex.org/S4306402495","display_name":"OpenMETU (Middle East Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201799495","host_organization_name":"Middle East Technical University","host_organization_lineage":["https://openalex.org/I201799495"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313981","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09"},{"id":"https://openalex.org/F4320322421","display_name":"Orta Do\u011fu Teknik \u00dcniversitesi","ror":"https://ror.org/014weej12"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1534960739","https://openalex.org/W1536641772","https://openalex.org/W1538340476","https://openalex.org/W2043245762","https://openalex.org/W2049071134","https://openalex.org/W2052622532","https://openalex.org/W2060778217","https://openalex.org/W2105538885","https://openalex.org/W2112676652","https://openalex.org/W2149765808","https://openalex.org/W2152142824","https://openalex.org/W2155296713","https://openalex.org/W2160880986","https://openalex.org/W2167373933","https://openalex.org/W2295866677","https://openalex.org/W2539704342","https://openalex.org/W4250830750","https://openalex.org/W4253095230","https://openalex.org/W6661136662"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2580743037","https://openalex.org/W2096750766","https://openalex.org/W4324145463","https://openalex.org/W2167525841","https://openalex.org/W4324145462","https://openalex.org/W2045384631","https://openalex.org/W4250383491","https://openalex.org/W2074886140","https://openalex.org/W3126644827"],"abstract_inverted_index":{"Recent":[0],"focus":[1],"in":[2,15,35,64,84,95],"energy":[3,10],"efficiency":[4],"is":[5],"motivated":[6],"with":[7,19,32],"diminishing":[8],"conventional":[9],"resources,":[11],"and":[12,51],"increasing":[13],"demand":[14],"low":[16],"power":[17],"applications":[18],"shrinking":[20],"platform":[21],"sizes.":[22],"In":[23],"this":[24],"work,":[25],"various":[26],"threshold":[27,53,73],"logic":[28,54,74],"technologies":[29,55],"are":[30,56],"compared":[31,57],"each":[33],"other":[34],"terms":[36,85,96],"of":[37,86,97],"power-delay-product":[38],"(PDP).":[39],"Compound":[40],"CMOS,":[41],"complementary":[42,69],"pass":[43,70],"transistor,":[44],"static":[45],"NAND":[46,89],"gate,":[47],"full":[48],"adder,":[49],"capacitive":[50],"differential":[52],"within":[58],"a":[59],"developed":[60],"comparison":[61],"scenario.":[62],"Results":[63],"UMC180nm":[65],"technology":[66],"indicate":[67],"that":[68],"transistor":[71],"based":[72,90],"proves":[75],"at":[76],"least":[77],"2.5%":[78],"more":[79],"efficient":[80],"than":[81],"the":[82],"rest":[83],"PDP,":[87],"while":[88],"implementation":[91],"has":[92],"29.2%":[93],"better":[94],"delay":[98],"performance.":[99]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}