{"id":"https://openalex.org/W2539704342","doi":"https://doi.org/10.1109/iceac.2013.6737647","title":"Energy-delay performance of capacitive threshold logic (CTL) circuits for threshold detection","display_name":"Energy-delay performance of capacitive threshold logic (CTL) circuits for threshold detection","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2539704342","doi":"https://doi.org/10.1109/iceac.2013.6737647","mag":"2539704342"},"language":"en","primary_location":{"id":"doi:10.1109/iceac.2013.6737647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceac.2013.6737647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 4th Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078535844","display_name":"Furkan Ercan","orcid":"https://orcid.org/0000-0003-0599-1766"},"institutions":[{"id":"https://openalex.org/I201799495","display_name":"Middle East Technical University","ror":"https://ror.org/014weej12","country_code":"TR","type":"education","lineage":["https://openalex.org/I201799495"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Furkan Ercan","raw_affiliation_strings":["Sustainable Environment and Energy Systems Middle East Technical University Northern Cyprus Campus Kalkanli, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sustainable Environment and Energy Systems Middle East Technical University Northern Cyprus Campus Kalkanli, Turkey","institution_ids":["https://openalex.org/I201799495"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055415632","display_name":"Ali Muhtaro\u011flu","orcid":"https://orcid.org/0000-0001-8986-2587"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ali Muhtaroglu","raw_affiliation_strings":["Dept. of Electrical and Electronics Engineering, Northern Cyprus Campus, Kalkanh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronics Engineering, Northern Cyprus Campus, Kalkanh","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65999461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7269599437713623},{"id":"https://openalex.org/keywords/ctl*","display_name":"CTL*","score":0.7006263732910156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6160314083099365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5974427461624146},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.563827633857727},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4905173182487488},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.42390745878219604},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4137401580810547},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4137308895587921},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3119915723800659},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22320353984832764},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20995062589645386},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.20238542556762695},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13038507103919983}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7269599437713623},{"id":"https://openalex.org/C147969180","wikidata":"https://www.wikidata.org/wiki/Q5014579","display_name":"CTL*","level":4,"score":0.7006263732910156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6160314083099365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5974427461624146},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.563827633857727},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4905173182487488},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.42390745878219604},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4137401580810547},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4137308895587921},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3119915723800659},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22320353984832764},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20995062589645386},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.20238542556762695},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13038507103919983},{"id":"https://openalex.org/C202751555","wikidata":"https://www.wikidata.org/wiki/Q221681","display_name":"In vitro","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C154317977","wikidata":"https://www.wikidata.org/wiki/Q376266","display_name":"Cytotoxic T cell","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceac.2013.6737647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceac.2013.6737647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 4th Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1538340476","https://openalex.org/W1980856931","https://openalex.org/W1983849809","https://openalex.org/W2060778217","https://openalex.org/W2064050829","https://openalex.org/W2099171765","https://openalex.org/W2101083585","https://openalex.org/W2120550029","https://openalex.org/W2151942970","https://openalex.org/W2152142824","https://openalex.org/W2155296713","https://openalex.org/W2540075958","https://openalex.org/W6728908116"],"related_works":["https://openalex.org/W1980349267","https://openalex.org/W2098419840","https://openalex.org/W2765435638","https://openalex.org/W2148047679","https://openalex.org/W2140610743","https://openalex.org/W3166523576","https://openalex.org/W2121863912","https://openalex.org/W2766377030","https://openalex.org/W2986691431","https://openalex.org/W2152913847"],"abstract_inverted_index":{"Digital":[0],"threshold":[1,26,40,86,125],"detection":[2,126],"is":[3,9,89,137],"a":[4,13,34],"fundamental":[5],"logic":[6,27],"function":[7],"that":[8,94,142],"heavily":[10],"utilized":[11],"in":[12],"large":[14],"family":[15],"of":[16,84,106,116,143],"arithmetic":[17],"processors":[18],"and":[19,36,67,78,146],"neural":[20],"networks.":[21],"While":[22],"recently":[23],"proposed":[24],"capacitive":[25],"(CTL)":[28],"design":[29,147],"technology":[30],"promises":[31],"to":[32,39,44,46,56,111,122,127,139],"offer":[33],"compact":[35],"effective":[37],"solution":[38],"detection,":[41],"its":[42],"potential":[43],"scale":[45,123],"different":[47],"problem":[48],"sizes":[49],"was":[50],"not":[51],"previously":[52],"quantified":[53],"as":[54,103],"compared":[55],"traditional":[57,81],"CMOS":[58,82,145],"implementations.":[59],"In":[60,131],"this":[61],"work,":[62],"CTL":[63,95,118,136],"complexity,":[64],"delay,":[65],"power,":[66],"energy-delay":[68],"product":[69],"have":[70],"been":[71],"comparatively":[72],"analyzed":[73],"against":[74],"compound,":[75],"standard":[76,149],"gate,":[77],"transmission-gate":[79],"based":[80],"implementations":[83,102],"digital":[85],"detection.":[87],"It":[88],"demonstrated":[90],"by":[91,135],"the":[92,100,104,117,124],"results":[93],"gains":[96],"delay":[97],"advantage":[98],"over":[99],"alternate":[101],"number":[105],"inputs":[107],"increase":[108],"from":[109],"few":[110],"~10.":[112],"However,":[113],"analog":[114],"nature":[115],"makes":[119],"it":[120],"challenging":[121],"many":[128],"more":[129],"inputs.":[130],"addition,":[132],"energy":[133],"dissipated":[134],"likely":[138],"fall":[140],"between":[141],"compound":[144],"using":[148],"gates.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}