{"id":"https://openalex.org/W1502735891","doi":"https://doi.org/10.1109/icdsp.2015.7252083","title":"Rapid estimation of DSPs utilization for efficient high-level synthesis","display_name":"Rapid estimation of DSPs utilization for efficient high-level synthesis","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1502735891","doi":"https://doi.org/10.1109/icdsp.2015.7252083","mag":"1502735891"},"language":"en","primary_location":{"id":"doi:10.1109/icdsp.2015.7252083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdsp.2015.7252083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Digital Signal Processing (DSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102731318","display_name":"Yan Lin Aung","orcid":"https://orcid.org/0000-0001-7640-2821"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Yan Lin Aung","raw_affiliation_strings":["CHiPES Research Centre, Nanyang Technological University, Singapore","CHiPES Research Centre, School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"CHiPES Research Centre, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"CHiPES Research Centre, School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002694277","display_name":"Siew-Kei Lam","orcid":"https://orcid.org/0000-0002-8346-2635"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Siew-Kei Lam","raw_affiliation_strings":["CHiPES Research Centre, Nanyang Technological University, Singapore","CHiPES Research Centre, School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"CHiPES Research Centre, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"CHiPES Research Centre, School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070475093","display_name":"Thambipillai Srikanthan","orcid":"https://orcid.org/0000-0003-3664-4345"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Thambipillai Srikanthan","raw_affiliation_strings":["CHiPES Research Centre, Nanyang Technological University, Singapore","CHiPES Research Centre, School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"CHiPES Research Centre, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"CHiPES Research Centre, School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102731318"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5589799,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"145","issue":null,"first_page":"1261","last_page":"1265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.840660035610199},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7808884382247925},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7777938842773438},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.7618042230606079},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6307861804962158},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4232284724712372},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38512352108955383},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36443930864334106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33997848629951477},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.321874737739563},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3204384446144104},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07230538129806519}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.840660035610199},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7808884382247925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7777938842773438},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.7618042230606079},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6307861804962158},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4232284724712372},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38512352108955383},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36443930864334106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33997848629951477},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.321874737739563},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3204384446144104},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07230538129806519},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icdsp.2015.7252083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdsp.2015.7252083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Digital Signal Processing (DSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2012627971","https://openalex.org/W2018055497","https://openalex.org/W2072453503","https://openalex.org/W2135693987","https://openalex.org/W2136529398","https://openalex.org/W2141175904","https://openalex.org/W2151820033","https://openalex.org/W2153185479","https://openalex.org/W2157920100","https://openalex.org/W2167135974","https://openalex.org/W2256235887","https://openalex.org/W4242391517","https://openalex.org/W4246166885","https://openalex.org/W4248205976"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1978911128","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253","https://openalex.org/W2039966832"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1,74],"tools":[2,13],"are":[3,35],"increasingly":[4],"adopted":[5],"for":[6,60],"designing":[7],"complex":[8],"applications":[9],"on":[10],"FPGAs.":[11],"These":[12],"necessitate":[14],"fast":[15],"and":[16,44,76,93],"accurate":[17],"estimation":[18],"of":[19,63,91,97],"FPGA":[20,81],"resources":[21],"in":[22,39,84],"order":[23,85],"to":[24,56,86],"produce":[25],"good":[26],"design":[27,31,82],"solutions":[28],"while":[29],"minimizing":[30],"time.":[32],"Multiplication":[33],"operations":[34,65],"very":[36],"commonly":[37],"found":[38],"signal":[40],"processing,":[41],"communication,":[42],"video":[43],"image":[45],"processing":[46],"applications.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51],"present":[52],"a":[53],"rapid":[54],"technique":[55,71],"estimate":[57,88],"DSPs":[58,92],"utilization":[59],"different":[61],"types":[62],"multiplication":[64,98],"during":[66],"high-level":[67],"synthesis.":[68],"The":[69],"proposed":[70],"models":[72],"the":[73,89],"inferences":[75],"optimizations":[77],"performed":[78],"by":[79],"state-of-the-art":[80],"tool":[83],"reliably":[87],"number":[90],"associated":[94],"LUTs":[95],"cost":[96],"operations.":[99]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}