{"id":"https://openalex.org/W2142651881","doi":"https://doi.org/10.1109/icde.2011.5767937","title":"Real-time pattern matching with FPGAs","display_name":"Real-time pattern matching with FPGAs","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2142651881","doi":"https://doi.org/10.1109/icde.2011.5767937","mag":"2142651881"},"language":"en","primary_location":{"id":"doi:10.1109/icde.2011.5767937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icde.2011.5767937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 27th International Conference on Data Engineering","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103396506","display_name":"Louis Woods","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Louis Woods","raw_affiliation_strings":["Systems Group, Department of Computer Science, ETH Zurich, Switzerland","Systems Group, Department of Computer Science, ETH Zurich, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Systems Group, Department of Computer Science, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Systems Group, Department of Computer Science, ETH Zurich, Switzerland#TAB#","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069919328","display_name":"Jens Teubner","orcid":"https://orcid.org/0000-0002-0344-5203"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jens Teubner","raw_affiliation_strings":["Systems Group, Department of Computer Science, ETH Zurich, Switzerland","Systems Group, Department of Computer Science, ETH Zurich, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Systems Group, Department of Computer Science, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Systems Group, Department of Computer Science, ETH Zurich, Switzerland#TAB#","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103144919","display_name":"Gustavo Alonso","orcid":"https://orcid.org/0000-0002-4396-6695"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gustavo Alonso","raw_affiliation_strings":["Systems Group, Department of Computer Science, ETH Zurich, Switzerland","Systems Group, Department of Computer Science, ETH Zurich, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Systems Group, Department of Computer Science, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Systems Group, Department of Computer Science, ETH Zurich, Switzerland#TAB#","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1292","last_page":"1295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10317","display_name":"Advanced Database Systems and Queries","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8427536487579346},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7950488328933716},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7715851068496704},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.6917963027954102},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.5875581502914429},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44495290517807007},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4140598773956299},{"id":"https://openalex.org/keywords/complex-event-processing","display_name":"Complex event processing","score":0.41296473145484924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3989478349685669},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3736160099506378},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17671266198158264},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.07948029041290283}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8427536487579346},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7950488328933716},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7715851068496704},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.6917963027954102},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.5875581502914429},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44495290517807007},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4140598773956299},{"id":"https://openalex.org/C123606473","wikidata":"https://www.wikidata.org/wiki/Q907918","display_name":"Complex event processing","level":3,"score":0.41296473145484924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3989478349685669},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3736160099506378},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17671266198158264},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.07948029041290283},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icde.2011.5767937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icde.2011.5767937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 27th International Conference on Data Engineering","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.362.3783","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.362.3783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://people.inf.ethz.ch/jteubner/publications/cep-fpga-demo/cep-fpga-demo.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1707172707","https://openalex.org/W2045478235","https://openalex.org/W2056259203","https://openalex.org/W2076238443","https://openalex.org/W2117987151","https://openalex.org/W2151062909","https://openalex.org/W2153753043","https://openalex.org/W2170523504","https://openalex.org/W6637452973","https://openalex.org/W6682762287"],"related_works":["https://openalex.org/W2151632549","https://openalex.org/W2115923045","https://openalex.org/W4244171749","https://openalex.org/W3126851503","https://openalex.org/W1612076744","https://openalex.org/W1993099704","https://openalex.org/W2485519026","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2225706042"],"abstract_inverted_index":{"We":[0],"demonstrate":[1],"a":[2,6,43,60],"hardware":[3],"implementation":[4],"of":[5,13,59,70],"complex":[7,47],"event":[8,48,85],"processor,":[9],"built":[10],"on":[11,42],"top":[12],"field-programmable":[14],"gate":[15],"arrays":[16],"(FPGAs).":[17],"Compared":[18],"to":[19],"CPU-based":[20],"commodity":[21],"systems,":[22],"our":[23,71],"solution":[24],"shows":[25],"distinctive":[26],"advantages":[27],"for":[28,46,84],"stream":[29,62],"monitoring":[30,63],"tasks,":[31],"e.g.,":[32],"wire-speed":[33],"processing":[34],"and":[35,73,81],"predictable":[36],"performance.":[37],"The":[38],"demonstration":[39],"is":[40],"based":[41],"query-to-hardware":[44],"compiler":[45,72],"patterns":[49],"that":[50],"we":[51,65],"presented":[52],"at":[53],"VLDB":[54],"2010":[55],"[1].":[56],"By":[57],"example":[58],"click":[61],"application,":[64],"illustrate":[66],"the":[67],"inner":[68],"workings":[69],"indicate":[74],"how":[75],"FPGAs":[76],"can":[77],"act":[78],"as":[79],"efficient":[80],"reliable":[82],"processors":[83],"streams.":[86]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}