{"id":"https://openalex.org/W2142659878","doi":"https://doi.org/10.1109/icde.1984.7271209","title":"Integrated environment for information management in VLSI design","display_name":"Integrated environment for information management in VLSI design","publication_year":1984,"publication_date":"1984-04-01","ids":{"openalex":"https://openalex.org/W2142659878","doi":"https://doi.org/10.1109/icde.1984.7271209","mag":"2142659878"},"language":"en","primary_location":{"id":"doi:10.1109/icde.1984.7271209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icde.1984.7271209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1984 IEEE First International Conference on Data Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043659434","display_name":"Vikas Ashok","orcid":"https://orcid.org/0000-0002-4772-1265"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Ashok","raw_affiliation_strings":["THE OHIO STATE UNIVERSITY","the Ohio State University"],"affiliations":[{"raw_affiliation_string":"THE OHIO STATE UNIVERSITY","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"the Ohio State University","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075955510","display_name":"W. Mcknight","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Mcknight","raw_affiliation_strings":["THE OHIO STATE UNIVERSITY","the Ohio State University"],"affiliations":[{"raw_affiliation_string":"THE OHIO STATE UNIVERSITY","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"the Ohio State University","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110877575","display_name":"Jay Ramanathan","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Ramanathan","raw_affiliation_strings":["THE OHIO STATE UNIVERSITY","the Ohio State University"],"affiliations":[{"raw_affiliation_string":"THE OHIO STATE UNIVERSITY","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"the Ohio State University","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043659434"],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":0.7164,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.79634146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"12","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9247462749481201},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7030428051948547},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5597972273826599},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4962795376777649},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.48759785294532776},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.45598864555358887},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45107290148735046},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4481092691421509},{"id":"https://openalex.org/keywords/design-technology","display_name":"Design technology","score":0.4339943528175354},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.4188113510608673},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.417936235666275},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.41552919149398804},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.353085458278656},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3077695071697235},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.2334994077682495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19908407330513},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1367238163948059},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09956645965576172}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9247462749481201},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7030428051948547},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5597972273826599},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4962795376777649},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.48759785294532776},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.45598864555358887},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45107290148735046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4481092691421509},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.4339943528175354},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.4188113510608673},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.417936235666275},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.41552919149398804},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.353085458278656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3077695071697235},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.2334994077682495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19908407330513},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1367238163948059},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09956645965576172},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icde.1984.7271209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icde.1984.7271209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1984 IEEE First International Conference on Data Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2354841","https://openalex.org/W2026585250","https://openalex.org/W2041146207","https://openalex.org/W2055430296","https://openalex.org/W2112099765","https://openalex.org/W2138709157","https://openalex.org/W2140373251","https://openalex.org/W2149753639","https://openalex.org/W3012173924","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2366617252","https://openalex.org/W2017475176","https://openalex.org/W2020934033","https://openalex.org/W2143407223","https://openalex.org/W2092737038","https://openalex.org/W2540146427","https://openalex.org/W4389672975","https://openalex.org/W2013391748","https://openalex.org/W2056740847"],"abstract_inverted_index":{"Rapid":[0],"advances":[1],"in":[2,8],"semiconductor":[3],"fabrication":[4],"technology":[5,31],"have":[6],"resulted":[7],"an":[9,96],"explosion":[10],"of":[11,14,53,66,78,89,107],"the":[12,48,70,79,83,103],"number":[13],"components":[15],"realizable":[16],"on":[17],"a":[18,40,59,64,86,111],"Very":[19],"Large":[20],"Scale":[21],"Integrated":[22],"(VLSI)":[23],"circuit.":[24],"The":[25,51],"design":[26,49,55,84,113],"process":[27,85],"which":[28,98],"exploits":[29],"this":[30,44],"is":[32,56,91,99],"extremely":[33],"complex":[34],"and":[35,105],"must":[36],"be":[37],"supported":[38],"by":[39],"project":[41],"environment.":[42],"To":[43],"end":[45],"we":[46],"examine":[47],"process.":[50],"goal":[52],"VLSI":[54,112],"to":[57,69,101],"\u2018compile\u2019":[58],"high":[60],"level":[61],"specification":[62],"through":[63],"series":[65],"intermediate":[67],"representations":[68],"final":[71],"\u2018buildable\u2019":[72],"circuit":[73],"while":[74],"taking":[75],"full":[76],"advantage":[77],"available":[80],"technology.":[81],"During":[82],"tremendous":[87],"volume":[88],"information":[90,108],"generated.":[92],"This":[93],"paper":[94],"presents":[95],"environment":[97],"designed":[100],"facilitate":[102],"organization":[104],"handling":[106],"generated":[109],"during":[110],"project.":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}