{"id":"https://openalex.org/W2152592758","doi":"https://doi.org/10.1109/icdcsw.2004.1284129","title":"Development methodology of ASIP based on Java byte code using HW/SW co-design system for processor design","display_name":"Development methodology of ASIP based on Java byte code using HW/SW co-design system for processor design","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2152592758","doi":"https://doi.org/10.1109/icdcsw.2004.1284129","mag":"2152592758"},"language":"en","primary_location":{"id":"doi:10.1109/icdcsw.2004.1284129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcsw.2004.1284129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"24th International Conference on Distributed Computing Systems Workshops, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025620257","display_name":"Hideaki Yanagisawa","orcid":"https://orcid.org/0000-0002-2164-584X"},"institutions":[{"id":"https://openalex.org/I158123994","display_name":"Toyo University","ror":"https://ror.org/059d6yn51","country_code":"JP","type":"education","lineage":["https://openalex.org/I158123994"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"H. Yanagisawa","raw_affiliation_strings":["Department of Information and Computer Science, Toyo University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Science, Toyo University, Japan","institution_ids":["https://openalex.org/I158123994"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021360338","display_name":"Masato Uehara","orcid":"https://orcid.org/0000-0001-5614-647X"},"institutions":[{"id":"https://openalex.org/I158123994","display_name":"Toyo University","ror":"https://ror.org/059d6yn51","country_code":"JP","type":"education","lineage":["https://openalex.org/I158123994"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Uehara","raw_affiliation_strings":["Department of Information and Computer Science, Toyo University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Science, Toyo University, Japan","institution_ids":["https://openalex.org/I158123994"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103099327","display_name":"Hideki Mori","orcid":"https://orcid.org/0000-0001-5608-4053"},"institutions":[{"id":"https://openalex.org/I158123994","display_name":"Toyo University","ror":"https://ror.org/059d6yn51","country_code":"JP","type":"education","lineage":["https://openalex.org/I158123994"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Mori","raw_affiliation_strings":["Department of Information and Computer Science, Toyo University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Science, Toyo University, Japan","institution_ids":["https://openalex.org/I158123994"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025620257"],"corresponding_institution_ids":["https://openalex.org/I158123994"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17591022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"831","last_page":"837"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8538352847099304},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.6499167680740356},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6046422123908997},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5954633951187134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48313090205192566},{"id":"https://openalex.org/keywords/embedded-java","display_name":"Embedded Java","score":0.48096218705177307},{"id":"https://openalex.org/keywords/dash","display_name":"Dash","score":0.45641759037971497},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44650155305862427},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4379101097583771},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.42140650749206543},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.41339412331581116},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.35373836755752563},{"id":"https://openalex.org/keywords/real-time-java","display_name":"Real time Java","score":0.32541629672050476},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31961560249328613},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3141828775405884},{"id":"https://openalex.org/keywords/java-annotation","display_name":"Java annotation","score":0.22047469019889832}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8538352847099304},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.6499167680740356},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6046422123908997},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5954633951187134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48313090205192566},{"id":"https://openalex.org/C175224512","wikidata":"https://www.wikidata.org/wiki/Q1334980","display_name":"Embedded Java","level":5,"score":0.48096218705177307},{"id":"https://openalex.org/C2776090536","wikidata":"https://www.wikidata.org/wiki/Q187819","display_name":"Dash","level":2,"score":0.45641759037971497},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44650155305862427},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4379101097583771},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.42140650749206543},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.41339412331581116},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.35373836755752563},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.32541629672050476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31961560249328613},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3141828775405884},{"id":"https://openalex.org/C168702491","wikidata":"https://www.wikidata.org/wiki/Q567345","display_name":"Java annotation","level":4,"score":0.22047469019889832}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icdcsw.2004.1284129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcsw.2004.1284129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"24th International Conference on Distributed Computing Systems Workshops, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1568871614","https://openalex.org/W1954375898","https://openalex.org/W1979259943","https://openalex.org/W1985395048","https://openalex.org/W1985450871","https://openalex.org/W1990150305","https://openalex.org/W2010074783","https://openalex.org/W2020708149","https://openalex.org/W2102049560","https://openalex.org/W2111243257","https://openalex.org/W2112537029","https://openalex.org/W2119583160","https://openalex.org/W2122381363","https://openalex.org/W2143374918","https://openalex.org/W2147081648","https://openalex.org/W4233334247","https://openalex.org/W4234101161","https://openalex.org/W4234669735","https://openalex.org/W4236026968","https://openalex.org/W4240382364","https://openalex.org/W6634204745","https://openalex.org/W6645202599","https://openalex.org/W6681302536"],"related_works":["https://openalex.org/W2121819567","https://openalex.org/W1780290295","https://openalex.org/W2361770091","https://openalex.org/W2098862077","https://openalex.org/W4250432526","https://openalex.org/W2041674393","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2131789575","https://openalex.org/W2883183116"],"abstract_inverted_index":{"To":[0],"develop":[1,41],"an":[2,90],"ASIP":[3],"(application":[4],"specific":[5],"instruction":[6],"set":[7,64],"processor),":[8],"development":[9,14,18],"of":[10,15,24,42,77],"HW":[11,25],"(hardware)":[12],"and":[13,26],"SWDE":[16,27],"(software":[17],"environments)":[19],"are":[20,32],"required.":[21],"Separate":[22],"develops":[23],"in":[28],"a":[29,53,75,78],"short":[30],"time":[31],"difficult.":[33],"So":[34],"HW/SW":[35,54,69],"codesign":[36,55,70],"system":[37,56,71],"is":[38,52,87],"necessary":[39],"rapid":[40],"ASIPs.":[43],"We":[44,66],"have":[45],"developed":[46],"C-DASH(c-like":[47],"design":[48],"automation":[49],"shell),":[50],"which":[51],"for":[57],"designing":[58],"processors":[59],"based":[60],"on":[61],"ISA":[62],"(instruction":[63],"architecture).":[65],"describe":[67],"the":[68],"C-DASH,":[72],"along":[73],"with":[74],"description":[76],"Java":[79,84],"processor":[80],"that":[81],"directly":[82],"executes":[83],"byte":[85],"code":[86],"given":[88],"as":[89],"example.":[91]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}