{"id":"https://openalex.org/W4400034501","doi":"https://doi.org/10.1109/icdcs59278.2024.10561038","title":"Design and Analysis of 4 Bit Multipliers Using Pass Transistor Logic and Gate Diffusion Input Technique Using 18nm FinFET Technology","display_name":"Design and Analysis of 4 Bit Multipliers Using Pass Transistor Logic and Gate Diffusion Input Technique Using 18nm FinFET Technology","publication_year":2024,"publication_date":"2024-04-23","ids":{"openalex":"https://openalex.org/W4400034501","doi":"https://doi.org/10.1109/icdcs59278.2024.10561038"},"language":"en","primary_location":{"id":"doi:10.1109/icdcs59278.2024.10561038","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icdcs59278.2024.10561038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 7th International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093324016","display_name":"P Pavithara","orcid":null},"institutions":[{"id":"https://openalex.org/I290407205","display_name":"Meenakshi Academy of Higher Education and Research","ror":"https://ror.org/04jdy5g59","country_code":"IN","type":"education","lineage":["https://openalex.org/I290407205"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pavithara P","raw_affiliation_strings":["Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","Meenakshi Academy of Higher Education &#x0026; Research (Deemed to be Univeristy),Chennai,India","Department of Electronics and Communication Engineering, Kongu Engineering College, Erode, India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","institution_ids":[]},{"raw_affiliation_string":"Meenakshi Academy of Higher Education &#x0026; Research (Deemed to be Univeristy),Chennai,India","institution_ids":["https://openalex.org/I290407205"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Kongu Engineering College, Erode, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016855392","display_name":"M. Ramesh","orcid":"https://orcid.org/0000-0002-0340-7442"},"institutions":[{"id":"https://openalex.org/I4387154466","display_name":"M. Kumarasamy College of Engineering","ror":"https://ror.org/03z0n5k81","country_code":null,"type":"education","lineage":["https://openalex.org/I4387154466"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramesh M","raw_affiliation_strings":["M.Kumarasamy College of Engineering,Department of Electrical and Electronics Engineering,Karur,India","Department of Electrical and Electronics Engineering, M.Kumarasamy College of Engineering, Karur, India"],"affiliations":[{"raw_affiliation_string":"M.Kumarasamy College of Engineering,Department of Electrical and Electronics Engineering,Karur,India","institution_ids":["https://openalex.org/I4387154466"]},{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, M.Kumarasamy College of Engineering, Karur, India","institution_ids":["https://openalex.org/I4387154466"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066065912","display_name":"Prabu Moni","orcid":"https://orcid.org/0000-0003-2389-5292"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prabu M","raw_affiliation_strings":["Nandha Engineering College,Department of Electrical and Electronics Engineering,Erode,India","Department of Electrical and Electronics Engineering, Nandha Engineering College, Erode, India"],"affiliations":[{"raw_affiliation_string":"Nandha Engineering College,Department of Electrical and Electronics Engineering,Erode,India","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Nandha Engineering College, Erode, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113007015","display_name":"Kavin Kumar K","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kavin Kumar K","raw_affiliation_strings":["Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","Department of Electronics and Communication Engineering, Kongu Engineering College, Erode, India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Kongu Engineering College, Erode, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072454600","display_name":"P Ponmurugan","orcid":null},"institutions":[{"id":"https://openalex.org/I290407205","display_name":"Meenakshi Academy of Higher Education and Research","ror":"https://ror.org/04jdy5g59","country_code":"IN","type":"education","lineage":["https://openalex.org/I290407205"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ponmurugan P","raw_affiliation_strings":["Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","Meenakshi Academy of Higher Education &#x0026; Research (Deemed to be Univeristy),Chennai,India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","institution_ids":[]},{"raw_affiliation_string":"Meenakshi Academy of Higher Education &#x0026; Research (Deemed to be Univeristy),Chennai,India","institution_ids":["https://openalex.org/I290407205"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5099516517","display_name":"Udaya Suriyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Udaya Suriyan V","raw_affiliation_strings":["Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","Department of Electronics and Communication Engineering, Kongu Engineering College, Erode, India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Kongu Engineering College, Erode, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5093324016"],"corresponding_institution_ids":["https://openalex.org/I290407205"],"apc_list":null,"apc_paid":null,"fwci":0.4449,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61356385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"19","issue":null,"first_page":"291","last_page":"295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9390000104904175,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.654346227645874},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5980075597763062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.554166316986084},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5356789231300354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5073623061180115},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5055503845214844},{"id":"https://openalex.org/keywords/diffusion","display_name":"Diffusion","score":0.43624016642570496},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42935600876808167},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35146626830101013},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3305125832557678},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1530781090259552},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.150528222322464},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13821250200271606},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10374081134796143},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09671223163604736}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.654346227645874},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5980075597763062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.554166316986084},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5356789231300354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5073623061180115},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5055503845214844},{"id":"https://openalex.org/C69357855","wikidata":"https://www.wikidata.org/wiki/Q163214","display_name":"Diffusion","level":2,"score":0.43624016642570496},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42935600876808167},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35146626830101013},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3305125832557678},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1530781090259552},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.150528222322464},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13821250200271606},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10374081134796143},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09671223163604736},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icdcs59278.2024.10561038","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icdcs59278.2024.10561038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 7th International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1988401387","https://openalex.org/W2902466377","https://openalex.org/W2911402032","https://openalex.org/W3047618043","https://openalex.org/W3092318867","https://openalex.org/W3115397912","https://openalex.org/W3150725801","https://openalex.org/W3195271855","https://openalex.org/W3201020551","https://openalex.org/W4283368748","https://openalex.org/W4289522611","https://openalex.org/W4313656199","https://openalex.org/W4319659866","https://openalex.org/W4366003731","https://openalex.org/W4368368545","https://openalex.org/W4375809538","https://openalex.org/W4378389127","https://openalex.org/W4379032493","https://openalex.org/W4380050778","https://openalex.org/W4380238159","https://openalex.org/W4382656018","https://openalex.org/W4385660027"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W1985308002","https://openalex.org/W2542337934","https://openalex.org/W2170504327","https://openalex.org/W2326871975","https://openalex.org/W1987454796","https://openalex.org/W2043019798","https://openalex.org/W1977171228"],"abstract_inverted_index":{"Very":[0],"Large-Scale":[1],"Integration":[2],"(VLSI)":[3],"is":[4,71,122,168],"a":[5,21,33,46,180,214,253],"method":[6],"for":[7,61,73,162,276],"manufacturing":[8],"integrated":[9,280],"circuits,":[10],"where":[11],"an":[12],"extensive":[13],"number":[14],"of":[15,58,113,140,183,194,202,216,222,255],"transistors":[16,56],"are":[17],"intricately":[18],"placed":[19],"onto":[20],"single":[22],"silicon":[23],"chip.":[24],"Complementary":[25],"Metal":[26],"Oxide":[27],"Semiconductor":[28],"(CMOS)":[29],"stands":[30],"out":[31],"as":[32,45],"leading":[34],"technology":[35,148,177],"in":[36,92,99,259,265,279],"computer":[37],"chip":[38],"design,":[39],"while":[40],"Pass-Transistor":[41],"Logic":[42],"(PTL)":[43],"serves":[44],"prevalent":[47],"logic":[48,62,212],"design":[49,139],"technique,":[50],"utilizing":[51],"transmission":[52],"gates":[53],"or":[54],"pass":[55],"instead":[57],"traditional":[59],"inverters":[60],"gate":[63],"implementation.":[64],"The":[65,111,152,185,205],"Gate":[66],"Diffusion":[67],"Input":[68],"Technique":[69],"(GDI)":[70],"known":[72],"speed":[74,112,260],"and":[75,96,108,158,199,219,237,261],"power":[76,159,192,220,239,266],"efficiency.":[77],"A":[78],"<tex":[79,115,141,163,195,223],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[80,116,142,164,196,224],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$4\\times":[81,117,143,165],"4$</tex>":[82,118,144,166],"array":[83],"multiplier":[84,233,251],"(AM)":[85],"using":[86,120,146,170,188,208],"Ripple-Carry":[87],"Adder":[88,133],"(RCA)":[89],"finds":[90],"applications":[91],"digital":[93,102],"signal":[94,104],"processing":[95],"computing,":[97],"particularly":[98],"tasks":[100],"like":[101,154],"filtering,":[103],"compression,":[105],"image":[106],"processing,":[107],"video":[109],"processing.":[110],"the":[114,125,138,171,191,231,249],"AM":[119,145,167,187,207],"RCA":[121,189],"slower":[123],"than":[124],"other":[126,243],"multiplication":[127],"methods":[128],"that":[129,230],"incorporate":[130],"Carry-Look":[131],"Ahead":[132],"(CLA).":[134],"This":[135,228],"work":[136],"involves":[137],"FinFET":[147,244],"with":[149,179,210],"PTL":[150,211],"logic.":[151],"parameters":[153],"propagation":[155,200],"delay,":[156],"power,":[157],"delay":[160,201,215,236],"product":[161],"estimated":[169],"CADENCE":[172],"Virtuoso":[173],"Tool":[174],"at":[175],"18nm":[176],"node":[178],"supply":[181],"voltage":[182],"1.8V.":[184],"existing":[186],"has":[190],"consumption":[193,221,240],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$724.43\\":[197],"\\mu\\mathrm{W}$</tex>":[198],"30.26":[203],"ns.":[204],"proposed":[206,232,250],"CLA":[209],"experiences":[213],"10.10":[217],"ns":[218],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$185.07\\":[225],"\\mu":[226],"\\mathrm{W}$</tex>.":[227],"indicates":[229],"exhibits":[234],"less":[235],"lower":[238],"compared":[241,268],"to":[242,269],"based":[245],"multipliers.":[246],"In":[247],"addition,":[248],"enables":[252],"maximum":[254],"66.62":[256],"%":[257,263],"improvement":[258,264],"79.12":[262],"when":[267],"its":[270,274],"counterparts":[271],"thereby":[272],"showcasing":[273],"potential":[275],"improved":[277],"efficiency":[278],"circuit":[281],"applications.":[282]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}