{"id":"https://openalex.org/W4400035980","doi":"https://doi.org/10.1109/icdcs59278.2024.10560999","title":"A Novel Design of Area Efficient Full Adder Architecture Using Reversible Logic Gates","display_name":"A Novel Design of Area Efficient Full Adder Architecture Using Reversible Logic Gates","publication_year":2024,"publication_date":"2024-04-23","ids":{"openalex":"https://openalex.org/W4400035980","doi":"https://doi.org/10.1109/icdcs59278.2024.10560999"},"language":"en","primary_location":{"id":"doi:10.1109/icdcs59278.2024.10560999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcs59278.2024.10560999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 7th International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007589436","display_name":"Chokkakula Ganesh","orcid":"https://orcid.org/0000-0001-9805-3968"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chokkakula Ganesh","raw_affiliation_strings":["VNR VJIET,Department of ECE,Bachupally,India,500090"],"affiliations":[{"raw_affiliation_string":"VNR VJIET,Department of ECE,Bachupally,India,500090","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065619561","display_name":"Aruru Sai Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aruru Sai Kumar","raw_affiliation_strings":["VNR VJIET,Department of ECE,Bachupally,India,500090"],"affiliations":[{"raw_affiliation_string":"VNR VJIET,Department of ECE,Bachupally,India,500090","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018547669","display_name":"P. Santhosh","orcid":"https://orcid.org/0000-0003-2418-5284"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P Santhosh","raw_affiliation_strings":["Hyderabad Institute of Technology and Management,Department of ECE,India,501401"],"affiliations":[{"raw_affiliation_string":"Hyderabad Institute of Technology and Management,Department of ECE,India,501401","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104283583","display_name":"Anreddy Ramya","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anreddy Ramya","raw_affiliation_strings":["VNR VJIET,Department of ECE,Bachupally,India,500090"],"affiliations":[{"raw_affiliation_string":"VNR VJIET,Department of ECE,Bachupally,India,500090","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113181982","display_name":"Chennoji Shiva Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chennoji Shiva Kumar","raw_affiliation_strings":["VNR VJIET,Department of ECE,Bachupally,India,500090"],"affiliations":[{"raw_affiliation_string":"VNR VJIET,Department of ECE,Bachupally,India,500090","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5095774429","display_name":"Ponugoti Thivani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ponugoti Thivani","raw_affiliation_strings":["VNR VJIET,Department of ECE,Bachupally,India,500090"],"affiliations":[{"raw_affiliation_string":"VNR VJIET,Department of ECE,Bachupally,India,500090","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5007589436"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.637,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.93661454,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8435704708099365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6518372297286987},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6430270075798035},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6318024396896362},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5485523343086243},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5337368845939636},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4957495629787445},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43680715560913086},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35781294107437134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33221498131752014},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16802555322647095},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.15978914499282837},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14740347862243652},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14409193396568298},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13928338885307312},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1252332627773285},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10004150867462158},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.05987823009490967}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8435704708099365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6518372297286987},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6430270075798035},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6318024396896362},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5485523343086243},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5337368845939636},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4957495629787445},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43680715560913086},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35781294107437134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33221498131752014},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16802555322647095},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.15978914499282837},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14740347862243652},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14409193396568298},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13928338885307312},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1252332627773285},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10004150867462158},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.05987823009490967},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icdcs59278.2024.10560999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcs59278.2024.10560999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 7th International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1566978328","https://openalex.org/W1570100383","https://openalex.org/W2037684067","https://openalex.org/W2091638060","https://openalex.org/W2098419840","https://openalex.org/W2151292904","https://openalex.org/W2504925960","https://openalex.org/W2535462744","https://openalex.org/W2548242993","https://openalex.org/W2953716088","https://openalex.org/W3036137238","https://openalex.org/W3088526462","https://openalex.org/W3092384131","https://openalex.org/W3198579829","https://openalex.org/W4240348657","https://openalex.org/W4304813542","https://openalex.org/W4307727135","https://openalex.org/W4312814220","https://openalex.org/W4316659312","https://openalex.org/W4323268248","https://openalex.org/W4385481370","https://openalex.org/W4385626388","https://openalex.org/W4385626400","https://openalex.org/W4391543667","https://openalex.org/W4392746440"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W1987454796","https://openalex.org/W2326871975","https://openalex.org/W2766377030","https://openalex.org/W1985308002"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"the":[3,18,83,96,117,123,126,166,177,180],"design":[4,127,158,167],"of":[5,14,95,130,182],"reversible":[6,34,75,113,139,173,186,190],"full":[7,132,140,174],"adders":[8,102],"has":[9],"garnered":[10],"a":[11,87,131],"substantial":[12],"amount":[13],"attention":[15],"due":[16],"to":[17,90,107],"potential":[19,88],"applications":[20],"that":[21,142],"they":[22,49,104],"have":[23],"in":[24,45,82],"developing":[25],"disciplines":[26],"such":[27,46,67,115],"as":[28,42,48,68,103,116],"quantum":[29,153],"computing,":[30,32],"low-power":[31,138],"and":[33,56,71,109,120,128,151,169,184,195],"logic-based":[35],"computer":[36],"systems.":[37],"Reversible":[38],"logic":[39,63,110,191],"gates":[40,114],"serve":[41],"pivotal":[43],"components":[44],"systems,":[47],"consume":[50],"zero":[51],"energy":[52,72,144],"when":[53],"their":[54],"inputs":[55],"outputs":[57],"are":[58,105,193],"perfectly":[59],"correlated.":[60],"Conventional":[61],"combinational":[62],"circuits":[64,192],"encounter":[65],"challenges":[66,170],"information":[69],"loss":[70],"inefficiency,":[73],"which":[74],"computing":[76,187],"addresses":[77],"by":[78,101,155],"maintaining":[79],"input":[80],"bits":[81],"output,":[84],"thereby":[85],"offering":[86],"solution":[89],"enhance":[91],"efficiency.":[92],"The":[93],"efficiency":[94],"processor":[97],"is":[98],"greatly":[99],"affected":[100],"fundamental":[106],"arithmetic":[108],"units.":[111],"Using":[112],"Peres,":[118],"Toffoli":[119],"Feynman":[121],"gates,":[122],"paper":[124],"illustrates":[125],"development":[129,181],"adder.":[133],"We":[134],"propose":[135],"an":[136],"energy-tolerant,":[137],"adder":[141],"optimizes":[143],"usage,":[145],"decreases":[146],"ancillae,":[147],"minimizes":[148],"garbage":[149],"outputs,":[150],"lowers":[152],"cost":[154],"leveraging":[156],"reversibility":[157],"concepts.":[159],"This":[160],"study":[161],"provides":[162],"valuable":[163],"insights":[164],"into":[165],"considerations":[168],"associated":[171],"with":[172],"adders,":[175],"paving":[176],"way":[178],"for":[179],"efficient":[183],"scalable":[185],"architectures.":[188],"These":[189],"verified":[194],"simulated":[196],"using":[197],"Vivado":[198],"2022.2":[199],"Software.":[200]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}