{"id":"https://openalex.org/W4400034783","doi":"https://doi.org/10.1109/icdcs59278.2024.10560994","title":"QCA Implementation of Arithmetic Unit using Reversible Logic Gates","display_name":"QCA Implementation of Arithmetic Unit using Reversible Logic Gates","publication_year":2024,"publication_date":"2024-04-23","ids":{"openalex":"https://openalex.org/W4400034783","doi":"https://doi.org/10.1109/icdcs59278.2024.10560994"},"language":"en","primary_location":{"id":"doi:10.1109/icdcs59278.2024.10560994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcs59278.2024.10560994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 7th International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028693289","display_name":"H. Mangalam","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mangalam H","raw_affiliation_strings":["Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","institution_ids":[]},{"raw_affiliation_string":"Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035266399","display_name":"V.P. Sakthivel","orcid":"https://orcid.org/0000-0002-2720-0200"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sakthivel V","raw_affiliation_strings":["Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","institution_ids":[]},{"raw_affiliation_string":"Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099516717","display_name":"R Roupesh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roupesh R","raw_affiliation_strings":["Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","institution_ids":[]},{"raw_affiliation_string":"Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063566441","display_name":"P Sreeja","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sreeja P","raw_affiliation_strings":["Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sri Ramakrishna Engineering College,Electronics and Communication Engineering,Coimbatore,India","institution_ids":[]},{"raw_affiliation_string":"Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11037479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9631999731063843,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10923","display_name":"Force Microscopy Techniques and Applications","score":0.9416999816894531,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.7557350397109985},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.6691476106643677},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6024640798568726},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5743369460105896},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5034441351890564},{"id":"https://openalex.org/keywords/unit","display_name":"Unit (ring theory)","score":0.4508790373802185},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.43916499614715576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3686387240886688},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3554390072822571},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30928751826286316},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29961448907852173}],"concepts":[{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7557350397109985},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6691476106643677},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6024640798568726},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5743369460105896},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5034441351890564},{"id":"https://openalex.org/C122637931","wikidata":"https://www.wikidata.org/wiki/Q118084","display_name":"Unit (ring theory)","level":2,"score":0.4508790373802185},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.43916499614715576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3686387240886688},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3554390072822571},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30928751826286316},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29961448907852173},{"id":"https://openalex.org/C145420912","wikidata":"https://www.wikidata.org/wiki/Q853077","display_name":"Mathematics education","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icdcs59278.2024.10560994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcs59278.2024.10560994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 7th International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W1977171228","https://openalex.org/W1985308002","https://openalex.org/W2542337934","https://openalex.org/W1987454796","https://openalex.org/W2121963733","https://openalex.org/W3140964507","https://openalex.org/W2170504327","https://openalex.org/W2129707489"],"abstract_inverted_index":{"In":[0],"the":[1,39,45,69,85,92,99,157,160],"dynamic":[2],"landscape":[3],"of":[4,47,71,87,94,135,159],"VLSI":[5],"technology,":[6,20],"Quantum-dot":[7],"Cellular":[8],"Automata":[9],"(QCA)":[10],"has":[11],"emerged":[12],"as":[13,55],"a":[14,66,111,123,128],"promising":[15],"contender":[16],"to":[17,22,83,105,126],"traditional":[18],"CMOS":[19],"owing":[21],"its":[23],"potential":[24],"for":[25,58],"smaller":[26],"feature":[27],"sizes,":[28],"higher":[29],"operational":[30],"frequencies,":[31],"and":[32,50,118,151],"reduced":[33],"power":[34],"requirements.":[35],"Early":[36],"investigations":[37],"in":[38,91],"QCA":[40,100,152],"realm":[41],"have":[42,64],"predominantly":[43],"emphasized":[44],"deployment":[46],"varied":[48],"sequential":[49],"combinational":[51],"circuit":[52],"models,":[53],"acting":[54],"fundamental":[56],"elements":[57],"numerous":[59],"applications.":[60],"However,":[61],"recent":[62],"trends":[63],"seen":[65],"shift":[67],"towards":[68],"development":[70],"application-specific":[72],"designs":[73],"using":[74,122],"QCA.":[75],"Motivated":[76],"by":[77],"this":[78,80],"trend,":[79],"paper":[81],"endeavors":[82],"explore":[84],"utilization":[86],"reversible":[88],"logic":[89],"gates":[90],"design":[93],"an":[95],"Arithmetic":[96,130],"Unit":[97],"within":[98],"framework.":[101],"The":[102,132],"objective":[103],"is":[104,138],"implement":[106],"key":[107],"arithmetic":[108],"components,":[109],"including":[110,143],"Full":[112,114],"Adder,":[113],"Subtractor,":[115],"Multiplier,":[116],"Divider,":[117],"then":[119],"integrate":[120],"them":[121],"4:1":[124],"MUX":[125],"form":[127],"comprehensive":[129,163],"Unit.":[131],"performance":[133],"evaluation":[134],"these":[136],"components":[137],"conducted":[139],"across":[140],"multiple":[141],"metrics,":[142],"area":[144],"utilization,":[145],"quantum":[146],"cost,":[147],"delay,":[148],"energy":[149],"consumption,":[150],"cell":[153],"utilization.":[154],"To":[155],"confirm":[156],"functionality":[158],"proposed":[161],"designs,":[162],"simulations":[164],"are":[165],"performed,":[166],"generating":[167],"waveform":[168],"outputs":[169],"that":[170],"undergo":[171],"thorough":[172],"functional":[173],"verification.":[174]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
