{"id":"https://openalex.org/W4391742722","doi":"https://doi.org/10.1109/icct59356.2023.10419585","title":"An Efficient DSP Simulator Design Supporting Multi-Core Debugging","display_name":"An Efficient DSP Simulator Design Supporting Multi-Core Debugging","publication_year":2023,"publication_date":"2023-10-20","ids":{"openalex":"https://openalex.org/W4391742722","doi":"https://doi.org/10.1109/icct59356.2023.10419585"},"language":"en","primary_location":{"id":"doi:10.1109/icct59356.2023.10419585","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icct59356.2023.10419585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 23rd International Conference on Communication Technology (ICCT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111128156","display_name":"W. Qiao","orcid":null},"institutions":[{"id":"https://openalex.org/I116953780","display_name":"Tongji University","ror":"https://ror.org/03rc6as71","country_code":"CN","type":"education","lineage":["https://openalex.org/I116953780"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wentao Qiao","raw_affiliation_strings":["School of Computer Science and Technology, Tongji University,Shanghai,China","School of Computer Science and Technology, Tongji University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Tongji University,Shanghai,China","institution_ids":["https://openalex.org/I116953780"]},{"raw_affiliation_string":"School of Computer Science and Technology, Tongji University, Shanghai, China","institution_ids":["https://openalex.org/I116953780"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075806425","display_name":"Jun Wu","orcid":"https://orcid.org/0000-0001-7090-8653"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Wu","raw_affiliation_strings":["School of Computer Science Fudan University,Shanghai,China","School of Computer Science Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"School of Computer Science Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109282564","display_name":"Haoqi Ren","orcid":null},"institutions":[{"id":"https://openalex.org/I116953780","display_name":"Tongji University","ror":"https://ror.org/03rc6as71","country_code":"CN","type":"education","lineage":["https://openalex.org/I116953780"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoqi Ren","raw_affiliation_strings":["School of Electronics and Information Engineering, Tongji University,Shanghai,China","School of Electronics and Information Engineering, Tongji University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Tongji University,Shanghai,China","institution_ids":["https://openalex.org/I116953780"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Tongji University, Shanghai, China","institution_ids":["https://openalex.org/I116953780"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100444211","display_name":"Zhifeng Zhang","orcid":"https://orcid.org/0000-0001-7333-3779"},"institutions":[{"id":"https://openalex.org/I116953780","display_name":"Tongji University","ror":"https://ror.org/03rc6as71","country_code":"CN","type":"education","lineage":["https://openalex.org/I116953780"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhifeng Zhang","raw_affiliation_strings":["School of Electronics and Information Engineering, Tongji University,Shanghai,China","School of Electronics and Information Engineering, Tongji University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Tongji University,Shanghai,China","institution_ids":["https://openalex.org/I116953780"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Tongji University, Shanghai, China","institution_ids":["https://openalex.org/I116953780"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060850220","display_name":"Bin Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I14748160","display_name":"Jinggangshan University","ror":"https://ror.org/04exd0a76","country_code":"CN","type":"education","lineage":["https://openalex.org/I14748160"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Tan","raw_affiliation_strings":["College of Electronics and Information Engineering, Jinggangshan University,Ji'an,China"],"affiliations":[{"raw_affiliation_string":"College of Electronics and Information Engineering, Jinggangshan University,Ji'an,China","institution_ids":["https://openalex.org/I14748160"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111128156"],"corresponding_institution_ids":["https://openalex.org/I116953780"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21937814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.840378999710083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.810348391532898},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.6552690267562866},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6297383308410645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5490177869796753},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5352742075920105},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4824603199958801},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.47614502906799316},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.46673262119293213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46163153648376465},{"id":"https://openalex.org/keywords/algorithmic-program-debugging","display_name":"Algorithmic program debugging","score":0.42620849609375},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3031961917877197},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2645702362060547},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20826178789138794}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.840378999710083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.810348391532898},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.6552690267562866},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6297383308410645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5490177869796753},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5352742075920105},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4824603199958801},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.47614502906799316},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.46673262119293213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46163153648376465},{"id":"https://openalex.org/C136388014","wikidata":"https://www.wikidata.org/wiki/Q17084976","display_name":"Algorithmic program debugging","level":3,"score":0.42620849609375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3031961917877197},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2645702362060547},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20826178789138794}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icct59356.2023.10419585","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icct59356.2023.10419585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 23rd International Conference on Communication Technology (ICCT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6700000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W873782400","https://openalex.org/W1967211187","https://openalex.org/W1976891669","https://openalex.org/W2013351021","https://openalex.org/W2020860372","https://openalex.org/W2021070595","https://openalex.org/W2038844867","https://openalex.org/W2065726194","https://openalex.org/W2138146350","https://openalex.org/W2766094787","https://openalex.org/W3045164699","https://openalex.org/W4225275300","https://openalex.org/W4380087514"],"related_works":["https://openalex.org/W2396596882","https://openalex.org/W2098290990","https://openalex.org/W2119199043","https://openalex.org/W2801084903","https://openalex.org/W2377280071","https://openalex.org/W2375626968","https://openalex.org/W4242908235","https://openalex.org/W2060682672","https://openalex.org/W1520271518","https://openalex.org/W4320152591"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,58,68,88],"accommodate":[3],"the":[4,13,33,44,50,55,59,69,73,78,126,131,136,143],"ancillary":[5],"development":[6],"of":[7,35,52,105,123,130],"compilers":[8],"and":[9,39,71,108,111,128,135],"other":[10],"toolchains":[11],"in":[12],"multi-core":[14,28,36,40],"digital":[15],"signal":[16],"processors":[17],"(DSP),":[18],"simulator":[19,29],"debugging":[20,30,37],"systems":[21],"are":[22,133],"indispensable.":[23],"This":[24],"paper":[25,48],"proposes":[26],"a":[27,65,84],"architecture,":[31],"comprising":[32],"implementation":[34],"proxy":[38,60],"simulator.":[41],"To":[42],"enhance":[43],"runtime":[45],"performance,":[46],"this":[47,93],"changes":[49],"processing":[51],"FILEIO":[53,90],"from":[54],"GDB":[56],"endpoint":[57],"endpoint.":[61],"It":[62],"also":[63],"appends":[64],"pre-decoder":[66],"module":[67],"simu-lator":[70],"optimizes":[72],"decoding":[74],"strategy":[75],"by":[76,119],"substituting":[77],"previous":[79],"hash":[80],"matching":[81],"method":[82,87],"with":[83,142],"decision":[85],"forest":[86],"accelerate":[89],"operations.":[91],"And":[92],"system":[94,132],"has":[95,112],"good":[96,113],"scalability":[97],"for":[98,115],"Harvard":[99],"structured":[100],"DSP,":[101],"requiring":[102],"only":[103],"modi-fication":[104],"instruction":[106],"set":[107],"register":[109],"definitions,":[110],"support":[114],"adding":[116],"peripherals.":[117],"Ultimately,":[118],"comparing":[120],"various":[121],"types":[122],"test":[124],"cases,":[125],"functionality":[127],"performance":[129],"validated,":[134],"running":[137],"speed":[138],"is":[139],"greatly":[140],"improved":[141],"proposed":[144],"optimization.":[145]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}