{"id":"https://openalex.org/W4308407499","doi":"https://doi.org/10.1109/iccsce54767.2022.9935582","title":"VLSI Design Course with Verification of RISC-V Design using Universal Verification Methodology (UVM)","display_name":"VLSI Design Course with Verification of RISC-V Design using Universal Verification Methodology (UVM)","publication_year":2022,"publication_date":"2022-10-21","ids":{"openalex":"https://openalex.org/W4308407499","doi":"https://doi.org/10.1109/iccsce54767.2022.9935582"},"language":"en","primary_location":{"id":"doi:10.1109/iccsce54767.2022.9935582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce54767.2022.9935582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 12th International Conference on Control System, Computing and Engineering (ICCSCE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068426200","display_name":"Siu Hong Loh","orcid":"https://orcid.org/0000-0002-4192-1477"},"institutions":[{"id":"https://openalex.org/I931681460","display_name":"Universiti Tunku Abdul Rahman","ror":"https://ror.org/050pq4m56","country_code":"MY","type":"education","lineage":["https://openalex.org/I931681460"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Siu Hong Loh","raw_affiliation_strings":["Universiti Tunku Abdul Rahman,Kampar,Malaysia","Universiti Tunku Abdul Rahman, Kampar, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universiti Tunku Abdul Rahman,Kampar,Malaysia","institution_ids":["https://openalex.org/I931681460"]},{"raw_affiliation_string":"Universiti Tunku Abdul Rahman, Kampar, Malaysia","institution_ids":["https://openalex.org/I931681460"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082839311","display_name":"You Hong Liew","orcid":null},"institutions":[{"id":"https://openalex.org/I931681460","display_name":"Universiti Tunku Abdul Rahman","ror":"https://ror.org/050pq4m56","country_code":"MY","type":"education","lineage":["https://openalex.org/I931681460"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"You Hong Liew","raw_affiliation_strings":["Universiti Tunku Abdul Rahman,Kampar,Malaysia","Universiti Tunku Abdul Rahman, Kampar, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universiti Tunku Abdul Rahman,Kampar,Malaysia","institution_ids":["https://openalex.org/I931681460"]},{"raw_affiliation_string":"Universiti Tunku Abdul Rahman, Kampar, Malaysia","institution_ids":["https://openalex.org/I931681460"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091602157","display_name":"Jia Jia Sim","orcid":null},"institutions":[{"id":"https://openalex.org/I931681460","display_name":"Universiti Tunku Abdul Rahman","ror":"https://ror.org/050pq4m56","country_code":"MY","type":"education","lineage":["https://openalex.org/I931681460"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Jia Jia Sim","raw_affiliation_strings":["Universiti Tunku Abdul Rahman,Kampar,Malaysia","Universiti Tunku Abdul Rahman, Kampar, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universiti Tunku Abdul Rahman,Kampar,Malaysia","institution_ids":["https://openalex.org/I931681460"]},{"raw_affiliation_string":"Universiti Tunku Abdul Rahman, Kampar, Malaysia","institution_ids":["https://openalex.org/I931681460"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I931681460"],"apc_list":null,"apc_paid":null,"fwci":1.1597,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76277696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.8038284778594971},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7722828388214111},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6471007466316223},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6411893367767334},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.5522779822349548},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.551918089389801},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5133980512619019},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5123316049575806},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48163384199142456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4763396084308624},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4665296673774719},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4525808095932007},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44486504793167114},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.42209190130233765},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3497055768966675},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.23314493894577026},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22449830174446106},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1963595449924469},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.09866175055503845},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.0957750678062439}],"concepts":[{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.8038284778594971},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7722828388214111},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6471007466316223},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6411893367767334},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.5522779822349548},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.551918089389801},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5133980512619019},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5123316049575806},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48163384199142456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4763396084308624},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4665296673774719},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4525808095932007},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44486504793167114},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.42209190130233765},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3497055768966675},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.23314493894577026},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22449830174446106},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1963595449924469},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.09866175055503845},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.0957750678062439}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccsce54767.2022.9935582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce54767.2022.9935582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 12th International Conference on Control System, Computing and Engineering (ICCSCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/12","display_name":"Responsible consumption and production"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1567646530","https://openalex.org/W1914122727","https://openalex.org/W1999040019","https://openalex.org/W2117006807","https://openalex.org/W2147524308","https://openalex.org/W2539499348","https://openalex.org/W2725129414","https://openalex.org/W3088945985","https://openalex.org/W3199828306","https://openalex.org/W4247459146"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W3120172095","https://openalex.org/W2325633191","https://openalex.org/W2392047570","https://openalex.org/W4205300843","https://openalex.org/W2363848262","https://openalex.org/W1970385675","https://openalex.org/W1550280164","https://openalex.org/W2129875767","https://openalex.org/W4308407499"],"abstract_inverted_index":{"Throughout":[0],"the":[1,17,20,25,29,51,58,67,74,93,97],"design":[2,60,76],"life":[3],"cycle":[4],"of":[5,19,31,53,57,96],"an":[6],"integrated":[7],"circuit":[8],"(IC),":[9],"verification":[10,49,94],"plays":[11],"a":[12,32,39],"crucial":[13],"part":[14],"in":[15,55,73,78,101],"affirming":[16],"functionalities":[18],"features":[21,37],"implemented":[22],"based":[23],"on":[24],"architecture":[26],"used.":[27],"In":[28],"case":[30],"processor":[33,59,99],"with":[34],"advanced":[35],"microarchitectural":[36],"implemented,":[38],"simulation-based":[40],"approach":[41,68],"is":[42,90],"taken":[43],"for":[44,92],"its":[45,62],"functional":[46],"verification.":[47],"Functional":[48],"increases":[50],"level":[52],"confidence":[54],"conformance":[56],"to":[61],"specification.":[63],"This":[64],"paper":[65],"presents":[66],"that":[69],"could":[70],"be":[71],"utilized":[72,91],"VLSI":[75],"course":[77],"Universiti":[79],"Tunku":[80],"Abdul":[81],"Rahman":[82],"(UTAR).":[83],"More":[84],"specifically,":[85],"Universal":[86],"Verification":[87],"Methodology":[88],"(UVM)":[89],"methodology":[95],"RISC-V":[98],"implementation":[100],"this":[102],"work.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}