{"id":"https://openalex.org/W2410001050","doi":"https://doi.org/10.1109/iccsce.2015.7482152","title":"Optimization of an Arithmetic Logic Unit using generic floating point algorithm for 12-Bit Architecture","display_name":"Optimization of an Arithmetic Logic Unit using generic floating point algorithm for 12-Bit Architecture","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2410001050","doi":"https://doi.org/10.1109/iccsce.2015.7482152","mag":"2410001050"},"language":"en","primary_location":{"id":"doi:10.1109/iccsce.2015.7482152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce.2015.7482152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Control System, Computing and Engineering (ICCSCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110146133","display_name":"Rommel Anacan","orcid":null},"institutions":[{"id":"https://openalex.org/I95350115","display_name":"Technological Institute of the Philippines","ror":"https://ror.org/02p79p790","country_code":"PH","type":"education","lineage":["https://openalex.org/I95350115"]}],"countries":["PH"],"is_corresponding":true,"raw_author_name":"Rommel M. Anacan","raw_affiliation_strings":["Electronics Engineering Department, Technological Institute of the Philippines, Manila, Philippines"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Technological Institute of the Philippines, Manila, Philippines","institution_ids":["https://openalex.org/I95350115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110146133"],"corresponding_institution_ids":["https://openalex.org/I95350115"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19698168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"24","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8168600797653198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7698756456375122},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6843248009681702},{"id":"https://openalex.org/keywords/subtractor","display_name":"Subtractor","score":0.6405457854270935},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6356759667396545},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.581506609916687},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5220422744750977},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5160698294639587},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.4786011874675751},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44367292523384094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41405153274536133},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38522377610206604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3577272593975067},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3480394184589386},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.10517868399620056}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8168600797653198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7698756456375122},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6843248009681702},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.6405457854270935},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6356759667396545},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.581506609916687},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5220422744750977},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5160698294639587},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.4786011874675751},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44367292523384094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41405153274536133},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38522377610206604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3577272593975067},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3480394184589386},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.10517868399620056},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccsce.2015.7482152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce.2015.7482152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Control System, Computing and Engineering (ICCSCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W149573860","https://openalex.org/W1503069186","https://openalex.org/W1991888425","https://openalex.org/W2096567638","https://openalex.org/W2105606137","https://openalex.org/W2136633941","https://openalex.org/W2155733245","https://openalex.org/W2168724907","https://openalex.org/W2169385690","https://openalex.org/W2535361533","https://openalex.org/W4292002870","https://openalex.org/W6606104031"],"related_works":["https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W2284296174","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W2614101859"],"abstract_inverted_index":{"A":[0,24,50],"proposed":[1,28],"high":[2,127],"speed":[3,37,199],"generic":[4,217],"floating":[5],"point":[6],"algorithm":[7,26,75,218],"for":[8,29,56,66,208,277],"12-Bit":[9],"Architecture":[10],"is":[11,219],"consist":[12],"of":[13,134,151,163,173,189,202,215,225,243,266,285],"adder,":[14],"subtractor,":[15],"multiplier,":[16],"divisor,":[17],"square":[18,292],"root,":[19],"and":[20,38,59,85,88,99,126,181,200,213,280,293],"cube":[21,294],"root":[22],"modules.":[23],"novel":[25,74],"was":[27,54,76,231],"each":[30],"modules":[31,58,229,270,288],"using":[32],"VHDL":[33,79,180,245,269],"to":[34,43,70,140,185,220,240,252,257,261],"optimize":[35],"the":[36,45,57,67,105,132,147,157,161,171,187,190,193,198,203,210,227,241,244,253,259,267,272,278,283,286,291],"area":[39,201],"as":[40,42,179,290],"well":[41],"attain":[44],"highest":[46],"maximum":[47],"operating":[48],"frequency.":[49,128],"top":[51],"down":[52],"approach":[53],"applied":[55],"these":[60],"were":[61,97,255],"further":[62],"subdivided":[63],"into":[64],"sub-modules":[65],"two":[68],"inputs":[69],"be":[71,138,168,262],"combined.":[72],"The":[73,95,129,183,206,264],"written":[77],"in":[78,82,90,119,131,142,237,271],"code,":[80],"simulated":[81],"Xilinx":[83,91],"9.2i":[84],"13.1":[86],"version":[87],"implemented":[89,232,276],"FPGA":[92],"Virtex":[93],"boards.":[94],"results":[96],"analyzed":[98],"compared":[100],"with":[101,156,170],"different":[102],"algorithms.":[103],"As":[104,155],"FPGAs'":[106],"(Field":[107],"Programmable":[108],"Gate":[109],"Array)":[110],"popularity":[111],"increases":[112],"rapidly,":[113],"they":[114],"are":[115,275],"becoming":[116],"more":[117],"suitable":[118],"many":[120,234],"applications":[121,236],"that":[122,230],"require":[123],"dense":[124],"computations":[125],"improvement":[130],"performance":[133],"electronic":[135],"systems":[136],"can":[137,166],"traced":[139],"developments":[141],"integrated":[143,164],"circuits":[144,165],"which":[145],"form":[146],"fundamental":[148],"building":[149],"blocks":[150],"modern":[152,158],"electronics":[153],"technology.":[154],"technology":[159],"fast-approaching,":[160],"development":[162,242,284],"also":[167,196],"attributed":[169],"help":[172],"hardware":[174],"description":[175],"language":[176],"(HDL)":[177],"such":[178,289],"Verilog.":[182],"need":[184],"improve":[186],"face":[188],"ICs":[191],"through":[192],"use":[194],"HDL":[195],"defines":[197],"whole":[204],"circuitry.":[205],"basis":[207],"conceptualizing":[209],"design,":[211],"development,":[212],"evaluation":[214],"a":[216,222],"provide":[221],"direct":[223],"impact":[224],"improving":[226],"existing":[228,268],"on":[233],"design":[235],"DSP.":[238],"Prior,":[239],"modules,":[246],"other":[247,273],"studies":[248],"involving":[249],"ALU":[250,279],"similar":[251],"paper":[254],"considered":[256],"determine":[258],"parameters":[260],"observed.":[263],"enhancement":[265],"papers":[274],"this":[281],"includes":[282],"new":[287],"root.":[295]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}